Searched full:phase1 (Results 1 – 15 of 15) sorted by relevance
| /linux/drivers/staging/iio/frequency/ |
| H A D | ad9832.h | 20 * @phase1: power up phase1 value [0..4095] correlates with 0..2PI
29 unsigned short phase1; member
|
| H A D | ad9832.c | 419 ret = ad9832_write_phase(st, AD9832_PHASE1H, pdata->phase1); in ad9832_probe()
|
| /linux/Documentation/devicetree/bindings/watchdog/ |
| H A D | realtek,otto-wdt.yaml | 47 - const: phase1
86 interrupt-names = "phase1", "phase2";
|
| /linux/drivers/watchdog/ |
| H A D | realtek_otto_wdt.c | 12 * - Phase 1: Times out after (PHASE1 + 1) × PRESCALE × T_0
113 * The timer asserts the PHASE1/PHASE2 IRQs when the number of ticks exceeds
314 ctrl->irq_phase1 = platform_get_irq_byname(pdev, "phase1"); in otto_wdt_probe()
321 return dev_err_probe(dev, ret, "Failed to get IRQ for phase1\n"); in otto_wdt_probe()
|
| /linux/drivers/net/ethernet/intel/ixgbevf/ |
| H A D | mbx.h | 63 ixgbe_mbox_api_20, /* API version 2.0, solaris Phase1 VF driver */
|
| /linux/drivers/staging/rtl8723bs/core/ |
| H A D | rtw_security.c | 362 static void phase1(u16 *p1k, const u8 *tk, const u8 *ta, u32 iv32) in phase1() function
399 * The value {TA, IV32, IV16} for Phase1/Phase2 must be unique
502 phase1((u16 *)&ttkey[0], prwskey, &pattrib->ta[0], pnh); in rtw_tkip_encrypt()
612 phase1((u16 *)&ttkey[0], prwskey, &prxattrib->ta[0], pnh); in rtw_tkip_decrypt()
|
| /linux/drivers/net/hippi/ |
| H A D | rrunner.h | 688 struct phase1_hdr phase1; member
|
| /linux/drivers/gpu/drm/arm/display/komeda/d71/ |
| H A D | d71_dev.c | 426 * Phase1: Disabling components with display is on to make sure in d71_enum_resources()
|
| /linux/drivers/iio/dac/ |
| H A D | adi-axi-dac.c | 471 IIO_BACKEND_EX_INFO("phase1", IIO_SEPARATE, AXI_DAC_PHASE_TONE_2),
|
| /linux/Documentation/networking/device_drivers/can/ctu/ |
| H A D | ctucanfd-driver.rst | 286 On CAN, each bit is divided into four segments: SYNC, PROP, PHASE1, and
|
| /linux/sound/soc/ti/ |
| H A D | omap-mcbsp.c | 999 /* Set 1 word per (McBSP) frame for phase1 and phase2 */ in omap_mcbsp_dai_hw_params()
|
| /linux/drivers/net/wireless/broadcom/b43/ |
| H A D | main.c | 881 /* The ucode will use phase1 key with TEK key to decrypt rx packets.
|
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | amdgpu_device.c | 3552 /* displays are handled in phase1 */ in amdgpu_device_ip_suspend_phase2()
|
| /linux/drivers/scsi/qla2xxx/ |
| H A D | qla_target.c | 1591 "%s: phase1 stop is not completed\n", __func__); in qlt_stop_phase2()
|
| /linux/drivers/net/ethernet/broadcom/bnx2x/ |
| H A D | bnx2x_link.c | 13269 /* Phase1 of TX_POWER_DOWN reset */ in bnx2x_8073_common_init_phy()
|