Home
last modified time | relevance | path

Searched +full:pcie +full:- +full:sa8775p (Results 1 – 9 of 9) sorted by relevance

/linux/Documentation/devicetree/bindings/pci/
H A Dqcom,pcie-sa8775p.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pci/qcom,pcie-sa8775p.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm SA8775p PCI Express Root Complex
10 - Bjorn Andersson <andersson@kernel.org>
11 - Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
14 Qualcomm SA8775p SoC PCIe root complex controller is based on the Synopsys
15 DesignWare PCIe IP.
20 - const: qcom,pcie-sa8775p
[all …]
/linux/Documentation/devicetree/bindings/interconnect/
H A Dqcom,sa8775p-rpmh.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/interconnect/qcom,sa8775p-rpmh.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm RPMh Network-On-Chip Interconnect on SA8775P
10 - Bartosz Golaszewski <bartosz.golaszewski@linaro.org>
16 See also: include/dt-bindings/interconnect/qcom,sa8775p.h
21 - qcom,sa8775p-aggre1-noc
22 - qcom,sa8775p-aggre2-noc
23 - qcom,sa8775p-clk-virt
[all …]
/linux/Documentation/devicetree/bindings/phy/
H A Dqcom,sc8280xp-qmp-pcie-phy.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/phy/qcom,sc8280xp-qmp-pcie-phy.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm QMP PHY controller (PCIe, SC8280XP)
10 - Vinod Koul <vkoul@kernel.org>
14 controllers on Qualcomm chipsets, such as, PCIe, UFS, and USB.
19 - qcom,qcs615-qmp-gen3x1-pcie-phy
20 - qcom,qcs8300-qmp-gen4x2-pcie-phy
21 - qcom,sa8775p-qmp-gen4x2-pcie-phy
[all …]
H A Dqcom,sc8280xp-qmp-ufs-phy.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/phy/qcom,sc8280xp-qmp-ufs-phy.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Vinod Koul <vkoul@kernel.org>
14 controllers on Qualcomm chipsets, such as, PCIe, UFS, and USB.
19 - items:
20 - enum:
21 - qcom,qcs615-qmp-ufs-phy
22 - const: qcom,sm6115-qmp-ufs-phy
[all …]
/linux/drivers/clk/qcom/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
47 Say Y if you want to use peripheral devices such as USB/PCIe/EDP.
75 USB, UFS, SD/eMMC, PCIe, etc.
197 i2c, USB, SD/eMMC, SATA, PCIe, etc.
385 i2c, USB, SD/eMMC, SATA, PCIe, etc.
436 i2c, USB, SD/eMMC, SATA, PCIe, etc.
454 i2c, USB, SD/eMMC, SATA, PCIe, etc.
470 i2c, USB, UFS, SD/eMMC, PCIe, etc.
478 i2c, USB, UFS, SD/eMMC, PCIe, etc.
495 i2c, USB, UFS, SD/eMMC, PCIe, etc.
[all …]
/linux/drivers/interconnect/qcom/
H A Dsa8775p.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (c) 2021-2022, Qualcomm Innovation Center, Inc. All rights reserved.
9 #include <linux/interconnect-provider.h>
13 #include <dt-bindings/interconnect/qcom,sa8775p-rpmh.h>
15 #include "bcm-voter.h"
16 #include "icc-rpmh.h"
2244 { .compatible = "qcom,sa8775p-aggre1-noc", .data = &sa8775p_aggre1_noc, },
2245 { .compatible = "qcom,sa8775p-aggre2-noc", .data = &sa8775p_aggre2_noc, },
2246 { .compatible = "qcom,sa8775p-clk-virt", .data = &sa8775p_clk_virt, },
2247 { .compatible = "qcom,sa8775p-config-noc", .data = &sa8775p_config_noc, },
[all …]
/linux/drivers/pci/controller/dwc/
H A Dpcie-qcom-ep.c1 // SPDX-License-Identifier: GPL-2.0
3 * Qualcomm PCIe Endpoint controller driver
18 #include <linux/phy/pcie.h>
27 #include "pcie-designware.h"
28 #include "pcie-qcom-common.h"
157 #define to_pcie_ep(x) dev_get_drvdata((x)->dev)
167 * struct qcom_pcie_ep_cfg - Per SoC config struct
179 * struct qcom_pcie_ep - Qualcomm PCIe Endpoint Controller
180 * @pci: Designware PCIe controller struct
181 * @parf: Qualcomm PCIe specific PARF register base
[all …]
/linux/drivers/phy/qualcomm/
H A Dphy-qcom-qmp-pcie.c1 // SPDX-License-Identifier: GPL-2.0
7 #include <linux/clk-provider.h>
17 #include <linux/phy/pcie.h>
25 #include <dt-bindings/phy/phy-qcom-qmp.h>
27 #include "phy-qcom-qmp-common.h"
29 #include "phy-qcom-qmp.h"
30 #include "phy-qcom-qmp-pcs-misc-v3.h"
31 #include "phy-qcom-qmp-pcs-pcie-v4.h"
32 #include "phy-qcom-qmp-pcs-pcie-v4_20.h"
33 #include "phy-qcom-qmp-pcs-pcie-v5.h"
[all …]
/linux/drivers/pci/
H A Dquirks.c1 // SPDX-License-Identifier: GPL-2.0
3 * This file contains work-arounds for many known PCI hardware bugs.
5 * should be handled in arch-specific code.
22 #include <linux/isa-dma.h> /* isa_dma_bridge_buggy */
41 if (test_bit(PCI_LINK_LBMS_SEEN, &dev->priv_flags)) in pcie_lbms_seen()
48 * Retrain the link of a downstream PCIe port by hand if necessary.
53 * 2 x PCIe x1 device, P/N 41433, plugged into the SiFive HiFive Unmatched
102 int ret = -ENOTTY; in pcie_failed_link_retrain()
105 !pcie_cap_has_lnkctl2(dev) || !dev->link_active_reporting) in pcie_failed_link_retrain()
112 pci_info(dev, "broken device, retraining non-functional downstream link at 2.5GT/s\n"); in pcie_failed_link_retrain()
[all …]