Home
last modified time | relevance | path

Searched full:otg (Results 1 – 25 of 572) sorted by relevance

12345678910>>...23

/freebsd/sys/contrib/device-tree/Bindings/usb/
H A Dusb-drd.yaml7 title: Generic USB OTG Controller
13 otg-rev:
15 Tells usb driver the release number of the OTG and EH supplement with
17 decimal (i.e. 2.0 is 0200H). This property is used if any real OTG
18 features (HNP/SRP/ADP) is enabled. If ADP is required, otg-rev should be
27 should default to OTG.
29 enum: [host, peripheral, otg]
30 default: otg
34 Tells OTG controllers we want to disable OTG HNP. Normally HNP is the
35 basic function of real OTG except you want it to be a srp-capable only B
[all …]
H A Dgeneric.txt12 "peripheral" and "otg". In case this attribute isn't
14 OTG.
20 - otg-rev: tells usb driver the release number of the OTG and EH supplement
23 property is used if any real OTG features(HNP/SRP/ADP)
24 is enabled, if ADP is required, otg-rev should be
27 - hnp-disable: tells OTG controllers we want to disable OTG HNP, normally HNP
28 is the basic function of real OTG except you want it
30 - srp-disable: tells OTG controllers we want to disable OTG SRP, SRP is
31 optional for OTG device.
32 - adp-disable: tells OTG controllers we want to disable OTG ADP, ADP is
[all …]
H A Ddwc2.yaml7 title: DesignWare HS OTG USB 2.0 controller
21 - const: ingenic,jz4775-otg
22 - const: ingenic,jz4780-otg
23 - const: ingenic,x1000-otg
24 - const: ingenic,x1600-otg
25 - const: ingenic,x1700-otg
26 - const: ingenic,x1830-otg
27 - const: ingenic,x2000-otg
59 - const: amcc,dwc-otg
60 - const: apm,apm82181-dwc-otg
[all …]
H A Dcdns-usb3.txt8 - OTG/DRD registers area
12 "otg" - for OTG/DRD registers space
17 "otg" - interrupt used by DRD/OTG part of driver
22 - dr_mode: Should be one of "host", "peripheral" or "otg".
38 interrupt-names = "host", "peripheral", "otg";
41 <0xf3020000 0x10000>; /* memory area for OTG/DRD registers */
42 reg-names = "xhci", "dev", "otg";
H A Dmsm-hsusb.txt18 USB PHY with optional OTG:
22 "qcom,usb-otg-ci" for chipsets with ChipIdea 45nm PHY
23 "qcom,usb-otg-snps" for chipsets with Synopsys 28nm PHY
26 - interrupts: interrupt-specifier for the OTG interrupt.
48 - qcom,otg-control: OTG control (VBUS and ID notifications) can be one of
53 - dr_mode: One of "host", "peripheral" or "otg". Defaults to "otg"
87 Example HSUSB OTG controller device node:
90 compatible = "qcom,usb-otg
[all...]
H A Dcdns,usb3.yaml18 - description: OTG controller registers
24 - const: otg
33 - description: OTG/DRD controller interrupt
42 - const: otg
46 enum: [host, otg, peripheral]
94 reg-names = "otg", "xhci", "dev";
98 interrupt-names = "host", "peripheral", "otg";
100 dr_mode = "otg";
H A Dsamsung-hsotg.txt1 Samsung High Speed USB OTG controller
5 It gives functionality of OTG-compliant USB 2.0 host and device with
20 - first entry: OTG clock
22 - first entry: must be "otg"
34 clock-names = "otg";
/freebsd/sys/contrib/device-tree/Bindings/phy/
H A Dphy-rockchip-inno-usb2.yaml53 Phandle to the extcon device providing the cable state for the otg phy.
89 otg-port:
104 - const: otg-mux
106 - const: otg-bvalid
107 - const: otg-id
124 - otg-port
139 otg-port:
155 otg-port:
181 u2phy0_otg: otg-port {
185 interrupt-names = "otg-bvalid", "otg-id", "linestate";
H A Drockchip,inno-usb2phy.yaml54 Phandle to the extcon device providing the cable state for the otg phy.
98 otg-port:
113 - const: otg-mux
115 - const: otg-bvalid
116 - const: otg-id
135 - otg-port
154 otg-port:
170 otg-port:
196 u2phy0_otg: otg-port {
200 interrupt-names = "otg
[all...]
H A Dallwinner,suniv-f1c100s-usb-phy.yaml29 description: USB OTG PHY bus clock
36 description: USB OTG reset
43 description: GPIO to the USB OTG ID pin
47 description: GPIO to the USB OTG VBUS detect pin
50 description: Power supply to detect the USB OTG VBUS
53 description: Regulator controlling USB OTG VBUS
H A Dallwinner,sun8i-v3s-usb-phy.yaml32 description: USB OTG PHY bus clock
39 description: USB OTG reset
46 description: GPIO to the USB OTG ID pin
50 description: GPIO to the USB OTG VBUS detect pin
53 description: Power supply to detect the USB OTG VBUS
56 description: Regulator controlling USB OTG VBUS
H A Dallwinner,sun5i-a13-usb-phy.yaml32 description: USB OTG PHY bus clock
39 - description: USB OTG reset
49 description: GPIO to the USB OTG ID pin
53 description: GPIO to the USB OTG VBUS detect pin
56 description: Power supply to detect the USB OTG VBUS
59 description: Regulator controlling USB OTG VBUS
H A Dallwinner,sun50i-a64-usb-phy.yaml36 - description: USB OTG PHY bus clock
46 - description: USB OTG reset
56 description: GPIO to the USB OTG ID pin
60 description: GPIO to the USB OTG VBUS detect pin
63 description: Power supply to detect the USB OTG VBUS
66 description: Regulator controlling USB OTG VBUS
H A Dallwinner,sun50i-h6-usb-phy.yaml34 - description: USB OTG PHY bus clock
44 - description: USB OTG reset
54 description: GPIO to the USB OTG ID pin
58 description: GPIO to the USB OTG VBUS detect pin
61 description: Power supply to detect the USB OTG VBUS
64 description: Regulator controlling USB OTG VBUS
H A Dallwinner,sun8i-a23-usb-phy.yaml34 - description: USB OTG PHY bus clock
44 - description: USB OTG reset
54 description: GPIO to the USB OTG ID pin
58 description: GPIO to the USB OTG VBUS detect pin
61 description: Power supply to detect the USB OTG VBUS
64 description: Regulator controlling USB OTG VBUS
H A Dallwinner,sun6i-a31-usb-phy.yaml34 - description: USB OTG PHY bus clock
46 - description: USB OTG reset
58 description: GPIO to the USB OTG ID pin
62 description: GPIO to the USB OTG VBUS detect pin
65 description: Power supply to detect the USB OTG VBUS
68 description: Regulator controlling USB OTG VBUS
H A Dallwinner,sun8i-r40-usb-phy.yaml36 - description: USB OTG PHY bus clock
48 - description: USB OTG reset
60 description: GPIO to the USB OTG ID pin
64 description: GPIO to the USB OTG VBUS detect pin
67 description: Power supply to detect the USB OTG VBUS
70 description: Regulator controlling USB OTG VBUS
H A Dallwinner,sun8i-a83t-usb-phy.yaml34 - description: USB OTG PHY bus clock
48 - description: USB OTG reset
60 description: GPIO to the USB OTG ID pin
64 description: GPIO to the USB OTG VBUS detect pin
67 description: Power supply to detect the USB OTG VBUS
70 description: Regulator controlling USB OTG VBUS
H A Dallwinner,sun8i-h3-usb-phy.yaml41 - description: USB OTG PHY bus clock
58 - description: USB OTG reset
72 description: GPIO to the USB OTG ID pin
76 description: GPIO to the USB OTG VBUS detect pin
79 description: Power supply to detect the USB OTG VBUS
82 description: Regulator controlling USB OTG VBUS
/freebsd/sys/contrib/device-tree/Bindings/power/supply/
H A Dbq24190.txt25 - usb-otg-vbus:
28 either USB host mode or for charging on the OTG port.
31 - Some circuit boards wire the chip's "OTG" pin high (enabling 500mA default
51 usb_otg_vbus: usb-otg-vbus { };
55 otg {
59 line-name = "otg-gpio";
H A Dmt6360_charger.yaml14 Provides Battery Charger, Boost for OTG devices and BC1.2 detection.
25 usb-otg-vbus-regulator:
27 description: OTG boost regulator.
42 otg_vbus_regulator: usb-otg-vbus-regulator {
43 regulator-name = "usb-otg-vbus";
H A Drichtek,rt9467.yaml20 The RT9467 also features USB On-The-Go (OTG) support. It also integrates
42 usb-otg-vbus-regulator:
44 description: OTG boost regulator.
74 rt9467_otg_vbus: usb-otg-vbus-regulator {
75 regulator-name = "rt9467-usb-otg-vbus";
/freebsd/sys/contrib/device-tree/Bindings/dma/
H A Dste-dma40.txt78 16: USB OTG in/out endpoints 7 & 15
79 17: USB OTG in/out endpoints 6 & 14
80 18: USB OTG in/out endpoints 5 & 13
81 19: USB OTG in/out endpoints 4 & 12
98 36: USB OTG in/out endpoints 3 & 11
99 37: USB OTG in/out endpoints 2 & 10
100 38: USB OTG in/out endpoints 1 & 9
101 39: USB OTG in/out endpoints 8
H A Dstericsson,dma40.yaml38 16: USB OTG in/out endpoints 7 & 15
39 17: USB OTG in/out endpoints 6 & 14
40 18: USB OTG in/out endpoints 5 & 13
41 19: USB OTG in/out endpoints 4 & 12
58 36: USB OTG in/out endpoints 3 & 11
59 37: USB OTG in/out endpoints 2 & 10
60 38: USB OTG in/out endpoints 1 & 9
61 39: USB OTG in/out endpoints 8
/freebsd/sys/contrib/device-tree/Bindings/extcon/
H A Dextcon-max3355.txt1 Maxim Integrated MAX3355 USB OTG chip
5 integrated USB OTG dual-role transceiver to function as a USB OTG dual-role
17 usb-otg {

12345678910>>...23