Home
last modified time | relevance | path

Searched +full:orion +full:- +full:bridge +full:- +full:intc (Results 1 – 5 of 5) sorted by relevance

/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Dmarvell,orion-bridge-intc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2 ---
3 $id: http://devicetree.org/schemas/interrupt-controller/marvell,orion-bridge-intc.yaml#
4 $schema: http://devicetree.org/meta-schemas/core.yaml#
6 title: Marvell Orion SoC Bridge Interrupt Controller
9 - Andrew Lunn <andrew@lunn.ch>
10 - Gregory Clement <gregory.clement@bootlin.com>
14 const: marvell,orion-bridge-intc
20 interrupt-controller: true
22 '#interrupt-cells':
[all …]
/linux/arch/arm/boot/dts/marvell/
H A Dorion5x.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
2 // Copyright (C) 2012 Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
7 #address-cells = <1>;
8 #size-cells = <1>;
11 interrupt-parent = <&intc>;
18 #address-cells = <2>;
19 #size-cells = <1>;
22 devbus_bootcs: devbus-bootcs {
23 compatible = "marvell,orion-devbus";
26 #address-cells = <1>;
[all …]
H A Dkirkwood.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/input/input.h>
3 #include <dt-bindings/gpio/gpio.h>
8 #address-cells = <1>;
9 #size-cells = <1>;
11 interrupt-parent = <&intc>;
14 #address-cells = <1>;
15 #size-cells = <0>;
22 clock-names = "cpu_clk", "ddrclk", "powersave";
33 compatible = "marvell,kirkwood-mbus", "simple-bus";
[all …]
H A Ddove.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/gpio/gpio.h>
3 #include <dt-bindings/interrupt-controller/irq.h>
8 #address-cells = <1>;
9 #size-cells = <1>;
12 interrupt-parent = <&intc>;
21 #address-cells = <1>;
22 #size-cells = <0>;
25 compatible = "marvell,pj4a", "marvell,sheeva-v7";
27 next-level-cache = <&l2>;
[all …]
/linux/drivers/irqchip/
H A Dirq-orion.c2 * Marvell Orion SoCs IRQ chip driver.
21 * Orion SoC main interrupt controller
35 struct irq_domain_chip_generic *dgc = orion_irq_domain->gc; in orion_handle_irq()
38 for (n = 0; n < dgc->num_chips; n++, base += ORION_IRQS_PER_CHIP) { in orion_handle_irq()
41 u32 stat = readl_relaxed(gc->reg_base + ORION_IRQ_CAUSE) & in orion_handle_irq()
42 gc->mask_cache; in orion_handle_irq()
46 gc->irq_base + hwirq); in orion_handle_irq()
69 ORION_IRQS_PER_CHIP, 1, np->full_name, in orion_irq_init()
81 if (!request_mem_region(r.start, resource_size(&r), np->name)) in orion_irq_init()
85 gc->reg_base = ioremap(r.start, resource_size(&r)); in orion_irq_init()
[all …]