/linux/Documentation/fb/ |
H A D | viafb.modes | 10 # 640x480, 60 Hz, Non-Interlaced (25.175 MHz dotclock) 21 # Active Time 25.422 us 15.253 ms 28 mode "640x480-60" 31 timings 39722 48 16 33 10 96 2 endmode mode "480x640-60" 35 # 640x480, 75 Hz, Non-Interlaced (31.50 MHz dotclock) 46 # Active Time 20.317 us 12.800 ms 52 mode "640x480-75" 56 # 640x480, 85 Hz, Non-Interlaced (36.000 MHz dotclock) 67 # Active Time 17.778 us 11.093 ms 73 mode "640x480-85" [all …]
|
/linux/arch/mips/include/asm/octeon/ |
H A D | cvmx-spi.h | 7 * Copyright (c) 2003-2008 Cavium Networks 14 * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty 21 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA 35 #include <asm/octeon/cvmx-gmxx-defs.h> 37 /* CSR typedefs have been moved to cvmx-csr-*.h */ 90 * active) or as a halfplex (either the Tx data path is 91 * active or the Rx data path is active, but not both). 108 * active) or as a halfplex (either the Tx data path is 109 * active or the Rx data path is active, but not both). 117 * Return non-zero if the SPI interface has a SPI4000 attached [all …]
|
/linux/tools/perf/pmu-events/arch/arm64/arm/neoverse-n2-v2/ |
H A D | sve.json | 12 …ption": "Counts speculatively executed predicated SVE operations with no active predicate elements… 16 …ion": "Counts speculatively executed predicated SVE operations with all predicate elements active." 20 …atively executed predicated SVE operations with at least one but not all active predicate elements… 24 …nts speculatively executed predicated SVE operations with at least one non active predicate elemen… 28 … "PublicDescription": "Counts speculatively executed SVE first fault or non-fault load operations." 32 …"PublicDescription": "Counts speculatively executed SVE first fault or non-fault load operations t… 36 …vely executed Advanced SIMD or SVE integer operations with the largest data type an 8-bit integer." 40 …vely executed Advanced SIMD or SVE integer operations with the largest data type a 16-bit integer." 44 …vely executed Advanced SIMD or SVE integer operations with the largest data type a 32-bit integer." 48 …vely executed Advanced SIMD or SVE integer operations with the largest data type a 64-bit integer."
|
/linux/tools/perf/pmu-events/arch/arm64/arm/neoverse-v1/ |
H A D | sve.json | 12 …ption": "Counts speculatively executed predicated SVE operations with no active predicate elements… 16 …ion": "Counts speculatively executed predicated SVE operations with all predicate elements active." 20 …atively executed predicated SVE operations with at least one but not all active predicate elements… 24 … "PublicDescription": "Counts speculatively executed SVE first fault or non-fault load operations." 28 …"PublicDescription": "Counts speculatively executed SVE first fault or non-fault load operations t…
|
/linux/tools/testing/selftests/drivers/net/bonding/ |
H A D | bond-eth-type-change.sh | 2 # SPDX-License-Identifier: GPL-2.0 20 ip -d l sh dev "$bonddev" | grep -q "MASTER" 23 ip -d l sh dev "$bonddev" | grep -q "SLAVE" 32 local devbond0="test-bond0" 33 local devbond1="test-bond1" 34 local devbond2="test-bond2" 35 local nonethdev="test-noneth0" 37 # create a non-ARPHRD_ETHER device for testing (e.g. nlmon type) 39 check_err $? "could not create a non-ARPHRD_ETHER device (nlmon)" 41 if [ $test_success -eq 1 ]; then [all …]
|
/linux/arch/mips/cavium-octeon/executive/ |
H A D | cvmx-spi.c | 7 * Copyright (c) 2003-2008 Cavium Networks 14 * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty 21 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA 34 #include <asm/octeon/cvmx-config.h> 36 #include <asm/octeon/cvmx-pko.h> 37 #include <asm/octeon/cvmx-spi.h> 39 #include <asm/octeon/cvmx-spxx-defs.h> 40 #include <asm/octeon/cvmx-stxx-defs.h> 41 #include <asm/octeon/cvmx-srxx-defs.h> 98 * active) or as a halfplex (either the Tx data path is [all …]
|
/linux/Documentation/firmware-guide/acpi/ |
H A D | gpio-properties.rst | 1 .. SPDX-License-Identifier: GPL-2.0 31 ToUUID("daffd814-6eba-4d8c-8a91-bc9bbf4aa301"), 34 Package () { "reset-gpios", Package () { ^BTH, 1, 1, 0 } }, 35 Package () { "shutdown-gpios", Package () { ^BTH, 0, 0, 0 } }, 55 active low or high, the "active_low" argument can be used here. Setting 56 it to 1 marks the GPIO as active low. 61 In our Bluetooth example the "reset-gpios" refers to the second GpioIo() 70 +-------------+-------------+-----------------------------------------------+ 74 +-------------+-------------+-----------------------------------------------+ 76 +-------------+-------------+-----------------------------------------------+ [all …]
|
/linux/Documentation/leds/ |
H A D | ledtrig-transient.rst | 29 When the driver unregisters, deactivation routine for the currently active 36 that are active at the time driver gets suspended, continue to run, without 48 active, in which case LED state changes to LED_OFF. 54 deactivation routine, will cancel any timer that is active before it cleans 56 non-transient state. When driver gets suspended, irrespective of the transient 71 - duration allows setting timer value in msecs. The initial value is 0. 72 - activate allows activating and deactivating the timer specified by 75 - state allows user to specify a transient state to be held for the specified 79 - one shot timer activate mechanism. 86 deactivated state indicates that there is no active timer [all …]
|
/linux/Documentation/arch/powerpc/ |
H A D | transactional_memory.rst | 49 transactional or non-transactional accesses within the system. In this 50 example, the transaction completes as though it were normal straight-line code 69 - Conflicts with cache lines used by other processors 70 - Signals 71 - Context switches 72 - See the ISA for full documentation of everything that will abort transactions. 78 Syscalls made from within an active transaction will not be performed and the 90 Care must be taken when relying on syscalls to abort during active transactions 109 determine the transactional state -- if so, the second ucontext in uc->uc_link 110 represents the active transactional registers at the point of the signal. [all …]
|
/linux/drivers/gpu/drm/i915/gt/ |
H A D | intel_gt_types.h | 1 /* SPDX-License-Identifier: MIT */ 54 * need to explicitly re-steer reads of registers of the other type. 56 * Only the replication types that may need additional non-default steering 69 * will always return a non-terminated value at instance (0, 0). We'll 182 bool active; member 193 * where engine is currently busy (active > 0). 198 * @start: Timestamp of the last idle to active transition. 200 * Idle is defined as active == 0, active is active > 0. 212 * Mask of the non fused CCS slices 250 * Should be taken before uncore->lock in cases where both are desired. [all …]
|
/linux/drivers/thunderbolt/ |
H A D | dma_port.c | 1 // SPDX-License-Identifier: GPL-2.0 48 * struct tb_dma_port - DMA control port 68 u64 route = tb_cfg_get_route(pkg->buffer) & ~BIT_ULL(63); in dma_port_match() 70 if (pkg->frame.eof == TB_CFG_PKG_ERROR) in dma_port_match() 72 if (pkg->frame.eof != req->response_type) in dma_port_match() 74 if (route != tb_cfg_get_route(req->request)) in dma_port_match() 76 if (pkg->frame.size != req->response_size) in dma_port_match() 84 memcpy(req->response, pkg->buffer, req->response_size); in dma_port_copy() 107 return -ENOMEM; in dma_port_read() 109 req->match = dma_port_match; in dma_port_read() [all …]
|
/linux/Documentation/admin-guide/pm/ |
H A D | intel_pstate.rst | 1 .. SPDX-License-Identifier: GPL-2.0 22 Documentation/admin-guide/pm/cpufreq.rst if you have not done that yet.] 24 For the processors supported by ``intel_pstate``, the P-state concept is broader 27 information about that). For this reason, the representation of P-states used 32 ``intel_pstate`` maps its internal representation of P-states to frequencies too 38 Since the hardware P-state selection interface used by ``intel_pstate`` is 43 time the corresponding CPU is taken offline and need to be re-initialized when 47 only way to pass early-configuration-time parameters to it is via the kernel 57 ``intel_pstate`` can operate in two different modes, active or passive. In the 58 active mode, it uses its own internal performance scaling governor algorithm or [all …]
|
/linux/net/mac80211/ |
H A D | mesh_ps.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright 2012-2013, Marco Porsch <marco.porsch@s2005.tu-chemnitz.de> 4 * Copyright 2012-2013, cozybit Inc. 16 * mps_qos_null_get - create pre-addressed QoS Null frame for mesh powersave 23 struct ieee80211_sub_if_data *sdata = sta->sdata; in mps_qos_null_get() 24 struct ieee80211_local *local = sdata->local; in mps_qos_null_get() 30 skb = dev_alloc_skb(local->hw.extra_tx_headroom + size + 2); in mps_qos_null_get() 33 skb_reserve(skb, local->hw.extra_tx_headroom); in mps_qos_null_get() 37 ieee80211_fill_mesh_addresses(nullfunc, &fc, sta->sta.addr, in mps_qos_null_get() 38 sdata->vif.addr); in mps_qos_null_get() [all …]
|
/linux/drivers/net/wireless/ti/wl18xx/ |
H A D | scan.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 59 u8 active[SCAN_MAX_BANDS]; /* number of active scan channels */ member 61 u8 passive_active; /* number of passive before active channels 2.4ghz */ 66 u8 total_cycles; /* 0 - infinite */ 85 * non periodic scans 90 * Must be 0 for non periodic scans.
|
/linux/Documentation/devicetree/bindings/sound/ |
H A D | tdm-slot.txt | 6 dai-tdm-slot-num : Number of slots in use. 7 dai-tdm-slot-width : Width in bits for each slot. 8 dai-tdm-slot-tx-mask : Transmit direction slot mask, optional 9 dai-tdm-slot-rx-mask : Receive direction slot mask, optional 12 dai-tdm-slot-num = <2>; 13 dai-tdm-slot-width = <8>; 14 dai-tdm-slot-tx-mask = <0 1>; 15 dai-tdm-slot-rx-mask = <1 0>; 23 for an active slot as default, and the default active bits are at the LSB of 27 number presents bit-0 (LSB), second presents bit-1, etc. Any non zero [all …]
|
/linux/arch/arm64/boot/dts/nvidia/ |
H A D | tegra210-p2180.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/mfd/max77620.h> 17 stdout-path = "serial0:115200n8"; 26 vdd-supply = <&vdd_gpu>; 31 /delete-property/ dmas; 32 /delete-property/ dma-names; 37 /delete-property/ reg-shift; 39 compatible = "nvidia,tegra30-hsuart"; 40 reset-names = "serial"; 43 compatible = "brcm,bcm43540-bt"; [all …]
|
/linux/Documentation/ABI/testing/ |
H A D | sysfs-bus-counter | 3 Contact: linux-iio@vger.kernel.org 11 Contact: linux-iio@vger.kernel.org 16 MTCLKA-MTCLKB: 20 MTCLKC-MTCLKD: 26 Contact: linux-iio@vger.kernel.org 33 Contact: linux-iio@vger.kernel.org 39 Contact: linux-iio@vger.kernel.org 45 Contact: linux-iio@vger.kernel.org 52 Contact: linux-iio@vger.kernel.org 59 Contact: linux-iio@vger.kernel.org [all …]
|
H A D | sysfs-class-led | 9 just be turned on for non-zero brightness settings. 23 Documentation/leds/leds-class-multicolor.rst. 28 Writing 0 to this file clears active trigger. 30 Writing non-zero to this file while trigger is active changes the 73 their documentation see `sysfs-class-led-trigger-*`.
|
/linux/Documentation/hwmon/ |
H A D | ds620.rst | 20 ----------- 24 into non-volatile on-chip registers). Temperature range is -55 degree Celsius 31 output pin PO becomes active when the temperature falls below temp1_min and 32 stays active until the temperature goes above temp1_max. 35 output pin becomes active when the temperature goes above temp1_max and stays 36 active until the temperature falls below temp1_min. 38 The PO output pin of the DS620 operates active-low.
|
/linux/arch/arm64/boot/dts/allwinner/ |
H A D | sun50i-a64-amarula-relic.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 5 /dts-v1/; 7 #include "sun50i-a64.dtsi" 8 #include "sun50i-a64-cpu-opp.dtsi" 10 #include <dt-bindings/gpio/gpio.h> 13 model = "Amarula A64-Relic"; 14 compatible = "amarula,a64-relic", "allwinner,sun50i-a64"; 21 stdout-path = "serial0:115200n8"; 25 compatible = "i2c-gpio"; 26 sda-gpios = <&pio 4 13 GPIO_ACTIVE_HIGH>; [all …]
|
H A D | sun50i-a64-pinetab.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 /dts-v1/; 9 #include "sun50i-a64.dtsi" 10 #include "sun50i-a64-cpu-opp.dtsi" 12 #include <dt-bindings/gpio/gpio.h> 13 #include <dt-bindings/input/input.h> 14 #include <dt-bindings/pwm/pwm.h> 18 compatible = "pine64,pinetab", "allwinner,sun50i-a64"; 19 chassis-type = "tablet"; 27 compatible = "pwm-backlight"; [all …]
|
/linux/tools/perf/pmu-events/arch/arm64/ |
H A D | common-and-microarch.json | 129 "PublicDescription": "Attributable Level 1 data cache write-back", 132 "BriefDescription": "Attributable Level 1 data cache write-back" 147 "PublicDescription": "Attributable Level 2 data cache write-back", 150 "BriefDescription": "Attributable Level 2 data cache write-back" 273 "PublicDescription": "Access to another socket in a multi-socket system", 276 "BriefDescription": "Access to another socket in a multi-socket system" 303 "PublicDescription": "Attributable memory read access to another socket in a multi-socket system", 306 "BriefDescription": "Attributable memory read access to another socket in a multi-socket system" 309 "PublicDescription": "Level 1 data cache long-latency read miss. The counter counts each memory read access counted by L1D_CACHE that incurs additional latency because it returns data from outside the Level 1 data or unified cache of this processing element.", 312 "BriefDescription": "Level 1 data cache long-latenc [all...] |
/linux/arch/mips/kernel/ |
H A D | cps-vec.S | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 10 #include <asm/asm-offsets.h> 17 #include <asm/smp-cps.h> 51 * Set dest to non-zero if the core supports the MT ASE, else zero. If 66 * Set dest to non-zero if the core supports MIPSr6 multithreading 131 /* Skip core-level init if we started up coherent */ 135 /* Perform any further required core-level initialisation */ 236 /* Set exclusive TC, non-active, master */ 242 /* Set TC non-active, non-allocatable */ 267 * mips_cps_get_bootcfg() - retrieve boot configuration pointers [all …]
|
/linux/arch/riscv/boot/dts/sophgo/ |
H A D | sg2042-milkv-pioneer.dts | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/input/input.h> 12 model = "Milk-V Pioneer"; 16 stdout-path = "serial0"; 19 gpio-power { 20 compatible = "gpio-keys"; 22 key-power { 26 linux,input-type = <EV_KEY>; 27 debounce-interval = <100>; [all …]
|
/linux/block/ |
H A D | bfq-iosched.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 12 #include "blk-cgroup-rwstat.h" 29 * Soft real-time applications are extremely more latency sensitive 30 * than interactive ones. Over-raise the weight of the former to 38 * per-actuator data. The current value is hopefully a good upper 46 * struct bfq_service_tree - per ioprio_class service tree. 48 * Each service tree represents a B-WF2Q+ scheduler on its own. Each 54 /* tree for active entities (i.e., those backlogged) */ 55 struct rb_root active; member 66 /* scheduler weight sum; active and idle entities contribute to it */ [all …]
|