Home
last modified time | relevance | path

Searched +full:mt8195 +full:- +full:imgsys1_wpe (Results 1 – 2 of 2) sorted by relevance

/linux/Documentation/devicetree/bindings/clock/
H A Dmediatek,mt8195-clock.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/clock/mediatek,mt8195-clock.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: MediaTek Functional Clock Controller for MT8195
10 - Chun-Jie Chen <chun-jie.chen@mediatek.com>
14 PLLs -->
15 dividers -->
17 -->
26 - enum:
[all …]
/linux/drivers/clk/mediatek/
H A Dclk-mt8195-img.c1 // SPDX-License-Identifier: GPL-2.0-only
4 // Author: Chun-Jie Chen <chun-jie.chen@mediatek.com>
6 #include "clk-gate.h"
7 #include "clk-mtk.h"
9 #include <dt-bindings/clock/mt8195-clk.h>
10 #include <linux/clk-provider.h>
73 .compatible = "mediatek,mt8195-imgsys",
76 .compatible = "mediatek,mt8195-imgsys1_dip_top",
79 .compatible = "mediatek,mt8195-imgsys1_dip_nr",
82 .compatible = "mediatek,mt8195-imgsys1_wpe",
[all …]