Home
last modified time | relevance | path

Searched +full:mt8188 +full:- +full:afe (Results 1 – 9 of 9) sorted by relevance

/linux/sound/soc/mediatek/mt8188/
H A DMakefile1 # SPDX-License-Identifier: GPL-2.0
4 snd-soc-mt8188-afe-y := \
5 mt8188-afe-clk.o \
6 mt8188-afe-pcm.o \
7 mt8188-audsys-clk.o \
8 mt8188-dai-adda.o \
9 mt8188-dai-etdm.o \
10 mt8188-dai-pcm.o
12 obj-$(CONFIG_SND_SOC_MT8188) += snd-soc-mt8188-afe.o
15 obj-$(CONFIG_SND_SOC_MT8188_MT6359) += mt8188-mt6359.o
H A Dmt8188-audsys-clk.c1 // SPDX-License-Identifier: GPL-2.0
3 * mt8188-audsys-clk.c -- MediaTek 8188 audsys clock control
6 * Author: Chun-Chia Chiu <chun-chia.chiu@mediatek.com>
10 #include <linux/clk-provider.h>
12 #include "mt8188-afe-common.h"
13 #include "mt8188-audsys-clk.h"
14 #include "mt8188-audsys-clkid.h"
15 #include "mt8188-reg.h"
143 struct mtk_base_afe *afe = data; in mt8188_audsys_clk_unregister() local
144 struct mt8188_afe_private *afe_priv = afe->platform_priv; in mt8188_audsys_clk_unregister()
[all …]
H A Dmt8188-afe-clk.c1 // SPDX-License-Identifier: GPL-2.0
3 * mt8188-afe-clk.c -- MediaTek 8188 afe clock ctrl
8 * Chun-Chia Chiu <chun-chia.chiu@mediatek.com>
13 #include "mt8188-afe-common.h"
14 #include "mt8188-afe-clk.h"
15 #include "mt8188-audsys-clk.h"
16 #include "mt8188-reg.h"
51 /* afe clock gate */
218 return -EINVAL; in mt8188_afe_init_apll_tuner()
220 cfg->ref_cnt = 0; in mt8188_afe_init_apll_tuner()
[all …]
H A Dmt8188-afe-clk.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 * mt8188-afe-clk.h -- MediaTek 8188 afe clock ctrl definition
8 * Chun-Chia Chiu <chun-chia.chiu@mediatek.com>
109 int mt8188_afe_get_mclk_source_rate(struct mtk_base_afe *afe, int apll);
111 int mt8188_get_apll_by_rate(struct mtk_base_afe *afe, int rate);
112 int mt8188_get_apll_by_name(struct mtk_base_afe *afe, const char *name);
113 int mt8188_afe_init_clock(struct mtk_base_afe *afe);
114 int mt8188_afe_enable_clk(struct mtk_base_afe *afe, struct clk *clk);
115 void mt8188_afe_disable_clk(struct mtk_base_afe *afe, struct clk *clk);
116 int mt8188_afe_set_clk_rate(struct mtk_base_afe *afe, struct clk *clk,
[all …]
H A Dmt8188-mt6359.c1 // SPDX-License-Identifier: GPL-2.0
3 * mt8188-mt6359.c -- MT8188-MT6359 ALSA SoC machine driver
17 #include "mt8188-afe-common.h"
21 #include "../common/mtk-afe-platform-driver.h"
22 #include "../common/mtk-soundcard-driver.h"
23 #include "../common/mtk-dsp-sof-common.h"
24 #include "../common/mtk-soc-card.h"
42 #define MAX98390_CODEC_DAI "max98390-aif1"
43 #define MAX98390_DEV0_NAME "max98390.0-0038" /* rear right */
44 #define MAX98390_DEV1_NAME "max98390.0-0039" /* rear left */
[all …]
H A Dmt8188-afe-common.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 * mt8188-afe-common.h -- MediaTek 8188 audio driver definitions
8 * Chun-Chia Chiu <chun-chia.chiu@mediatek.com>
17 #include "../common/mtk-base-afe.h"
40 MT8188_AFE_MEMIF_NUM = (MT8188_AFE_MEMIF_END - MT8188_AFE_MEMIF_START),
53 (MT8188_AFE_IO_ETDM_END - MT8188_AFE_IO_ETDM_START),
57 MT8188_AFE_IO_NUM = (MT8188_AFE_IO_END - MT8188_AFE_IO_START),
59 MT8188_DAI_NUM = (MT8188_DAI_END - MT8188_DAI_START),
129 spinlock_t afe_ctrl_lock; /* Lock for afe control */
139 int mt8188_dai_adda_register(struct mtk_base_afe *afe);
[all …]
H A Dmt8188-audsys-clk.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 * mt8188-audsys-clk.h -- MediaTek 8188 audsys clock definition
6 * Author: Chun-Chia Chiu <chun-chia.chiu@mediatek.com>
12 int mt8188_audsys_clk_register(struct mtk_base_afe *afe);
H A Dmt8188-afe-pcm.c1 // SPDX-License-Identifier: GPL-2.0
3 * MediaTek ALSA SoC AFE platform driver for 8188
8 * Chun-Chia Chiu <chun-chia.chiu@mediatek.com>
11 #include <linux/arm-smccc.h>
13 #include <linux/dma-mapping.h>
24 #include "mt8188-afe-common.h"
25 #include "mt8188-afe-clk.h"
26 #include "mt8188-reg.h"
27 #include "../common/mtk-afe-platform-driver.h"
28 #include "../common/mtk-afe-fe-dai.h"
[all …]
/linux/Documentation/devicetree/bindings/sound/
H A Dmediatek,mt8188-afe.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/mediatek,mt8188-afe.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: MediaTek AFE PCM controller for mt8188
10 - Trevor Wu <trevor.wu@mediatek.com>
14 const: mediatek,mt8188-afe
25 reset-names:
28 memory-region:
31 Shared memory region for AFE memif. A "shared-dma-pool".
[all …]