/freebsd/sys/contrib/device-tree/src/arm64/mediatek/ |
H A D | mt8173.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 7 #include <dt-bindings/clock/mt8173-clk.h> 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/memory/mt8173-larb-port.h> 11 #include <dt-bindings/phy/phy.h> 12 #include <dt-bindings/power/mt8173-power.h> 13 #include <dt-bindings/reset/mt8173-resets.h> 14 #include <dt-bindings/gce/mt8173-gce.h> 15 #include <dt-bindings/thermal/thermal.h> [all …]
|
H A D | mt6795.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include <dt-binding 250 topckgen: syscon@10000000 { global() label [all...] |
H A D | mt8516.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 8 #include <dt-bindings/clock/mt8516-clk.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/interrupt-controller/irq.h> 11 #include <dt-bindings/phy/phy.h> 13 #include "mt8516-pinfunc.h" 17 interrupt-parent = <&sysirq>; 18 #address-cells = <2>; 19 #size-cells = <2>; 21 cluster0_opp: opp-table-0 { [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/media/ |
H A D | mediatek-vcodec.txt | 7 - compatible : must be one of the following string: 8 "mediatek,mt8173-vcodec-enc-vp8" for mt8173 vp8 encoder. 9 "mediatek,mt8173-vcodec-enc" for mt8173 avc encoder. 10 "mediatek,mt8183-vcodec-enc" for MT8183 encoder. 11 "mediatek,mt8173-vcodec-dec" for MT8173 decoder. 12 "mediatek,mt8192-vcodec-enc" for MT8192 encoder. 13 "mediatek,mt8183-vcodec-dec" for MT8183 decoder. 14 "mediatek,mt8195-vcodec-enc" for MT8195 encoder. 15 - reg : Physical base address of the video codec registers and length of 17 - interrupts : interrupt number to the cpu. [all …]
|
H A D | mediatek,vcodec-decoder.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/media/mediatek,vcodec-decode [all...] |
H A D | mediatek,vcodec-encoder.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/media/mediatek,vcodec-encoder.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Yunfei Dong <yunfei.dong@mediatek.com> 20 - items: 21 - enum: 22 - mediatek,mt8173-vcodec-enc-vp8 23 - mediatek,mt8173-vcodec-enc 24 - mediatek,mt8183-vcodec-enc [all …]
|
H A D | mediatek-vpu.txt | 7 - compatible: "mediatek,mt8173-vpu" 8 - reg: Must contain an entry for each entry in reg-names. 9 - reg-names: Must include the following entries: 12 - interrupts: interrupt number to the cpu. 13 - clocks : clock name from clock manager 14 - clock-names: must be main. It is the main clock of VPU 17 - memory-region: phandle to a node describing memory (see 18 Documentation/devicetree/bindings/reserved-memory/reserved-memory.txt) 24 compatible = "mediatek,mt8173-vpu"; 27 reg-names = "tcm", "cfg_reg"; [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/sound/ |
H A D | mtk-afe-pcm.txt | 4 - compatible = "mediatek,mt8173-afe-pcm"; 5 - reg: register location and size 6 - interrupts: Should contain AFE interrupt 7 - clock-names: should have these clock names: 21 afe: mt8173-afe-pcm@11220000 { 22 compatible = "mediatek,mt8173-afe-pcm"; 26 <&topckgen TOP_AUDIO_SEL>, 27 <&topckgen TOP_AUD_INTBUS_SEL>, 28 <&topckgen TOP_APLL1_DIV0>, 29 <&topckgen TOP_APLL2_DIV0>, [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/spi/ |
H A D | spi-mt65xx.txt | 4 - compatible: should be one of the following. 5 - mediatek,mt2701-spi: for mt2701 platforms 6 - mediatek,mt2712-spi: for mt2712 platforms 7 - mediatek,mt6589-spi: for mt6589 platforms 8 - mediatek,mt6765-spi: for mt6765 platforms 9 - mediatek,mt7622-spi: for mt7622 platforms 10 - "mediatek,mt7629-spi", "mediatek,mt7622-spi": for mt7629 platforms 11 - mediatek,mt8135-spi: for mt8135 platforms 12 - mediatek,mt8173-spi: for mt8173 platforms 13 - mediatek,mt8183-spi: for mt8183 platforms [all …]
|
H A D | mediatek,spi-mt65xx.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/spi/mediatek,spi-mt65xx.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Leilk Liu <leilk.liu@mediatek.com> 13 - $ref: /schemas/spi/spi-controller.yaml# 18 - items: 19 - enum: 20 - mediatek,mt7629-spi 21 - mediatek,mt8365-spi [all …]
|
H A D | spi-mtk-nor.txt | 4 - compatible: For mt8173, compatible should be "mediatek,mt8173-nor", 6 For every other SoC, should contain both the SoC-specific compatible 7 string and "mediatek,mt8173-nor". 9 "mediatek,mt2701-nor", "mediatek,mt8173-nor" 10 "mediatek,mt2712-nor", "mediatek,mt8173-nor" 11 "mediatek,mt7622-nor", "mediatek,mt8173-nor" 12 "mediatek,mt7623-nor", "mediatek,mt8173-nor" 13 "mediatek,mt7629-nor", "mediatek,mt8173-nor" 14 "mediatek,mt8173-nor" 15 - reg: physical base address and length of the controller's register [all …]
|
H A D | mediatek,spi-mtk-nor.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/spi/mediatek,spi-mtk-nor.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Bayi Cheng <bayi.cheng@mediatek.com> 11 - Chuanhong Guo <gch981213@gmail.com> 21 - $ref: /schemas/spi/spi-controller.yaml# 26 - enum: 27 - mediatek,mt8173-nor 28 - mediatek,mt8186-nor [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/arm/mediatek/ |
H A D | mediatek,topckgen.txt | 1 Mediatek topckgen controller 4 The Mediatek topckgen controller provides various clocks to the system. 8 - compatible: Should be one of: 9 - "mediatek,mt2701-topckgen" 10 - "mediatek,mt2712-topckgen", "syscon" 11 - "mediatek,mt6765-topckgen", "syscon" 12 - "mediatek,mt6779-topckgen", "syscon" 13 - "mediatek,mt6797-topckgen" 14 - "mediatek,mt7622-topckgen" 15 - "mediatek,mt7623-topckgen", "mediatek,mt2701-topckgen" [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/clock/ |
H A D | mediatek,topckgen.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/clock/mediatek,topckgen.yaml# 5 $schema: http://devicetree.org/meta-schema [all...] |
/freebsd/sys/contrib/device-tree/Bindings/power/ |
H A D | mediatek,power-controller.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/power/mediatek,power-controlle [all...] |
/freebsd/sys/contrib/device-tree/Bindings/soc/mediatek/ |
H A D | scpsys.txt | 11 power/power-domain.yaml. It provides the power domains defined in 12 - include/dt-bindings/power/mt8173-power.h 13 - include/dt-bindings/power/mt6797-power.h 14 - include/dt-bindings/power/mt6765-power.h 15 - include/dt-bindings/power/mt2701-power.h 16 - include/dt-bindings/power/mt2712-power.h 17 - include/dt-bindings/power/mt7622-power.h 20 - compatible: Should be one of: 21 - "mediatek,mt2701-scpsys" 22 - "mediatek,mt2712-scpsys" [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/mmc/ |
H A D | mtk-sd.txt | 10 - compatible: value should be either of the following. 11 "mediatek,mt8135-mmc": for mmc host ip compatible with mt8135 12 "mediatek,mt8173-mmc": for mmc host ip compatible with mt8173 13 "mediatek,mt8183-mmc": for mmc host ip compatible with mt8183 14 "mediatek,mt8516-mmc": for mmc host ip compatible with mt8516 15 "mediatek,mt6779-mmc": for mmc host ip compatible with mt6779 16 "mediatek,mt2701-mmc": for mmc host ip compatible with mt2701 17 "mediatek,mt2712-mmc": for mmc host ip compatible with mt2712 18 "mediatek,mt7622-mmc": for MT7622 SoC 19 "mediatek,mt7623-mmc", "mediatek,mt2701-mmc": for MT7623 SoC [all …]
|
H A D | mtk-sd.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/mmc/mtk-sd.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Chaotian Jing <chaotian.jing@mediatek.com> 11 - Wenbi [all...] |
/freebsd/sys/contrib/device-tree/Bindings/usb/ |
H A D | mediatek,mtk-xhci.txt | 1 MT8173 xHCI 6 the second one supports dual-role mode, and the host is based on xHCI 11 ------------------------------------------------------------------------ 14 - compatible : should be "mediatek,<soc-model>-xhci", "mediatek,mtk-xhci", 15 soc-model is the name of SoC, such as mt8173, mt2712 etc, when using 16 "mediatek,mtk-xhci" compatible string, you need SoC specific ones in 18 - "mediatek,mt8173-xhci" 19 - reg : specifies physical base address and size of the registers 20 - reg-names: should be "mac" for xHCI MAC and "ippc" for IP port control 21 - interrupts : interrupt used by the controller [all …]
|
H A D | mediatek,mtu3.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 4 --- 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Chunfeng Yun <chunfeng.yun@mediatek.com> 14 - $ref: usb-drd.yaml 23 - enum: 24 - mediatek,mt2712-mtu3 25 - mediatek,mt8173-mtu3 26 - mediatek,mt8183-mtu3 27 - mediatek,mt8186-mtu3 [all …]
|
H A D | mediatek,mtu3.txt | 4 - compatible : should be "mediatek,<soc-model>-mtu3", "mediatek,mtu3", 5 soc-model is the name of SoC, such as mt8173, mt2712 etc, 8 - "mediatek,mt8173-mtu3" 9 - reg : specifies physical base address and size of the registers 10 - reg-names: should be "mac" for device IP and "ippc" for IP port control 11 - interrupts : interrupt used by the device IP 12 - power-domains : a phandle to USB power domain node to control USB's 14 - vusb33-supply : regulator of USB avdd3.3v 15 - clocks : a list of phandle + clock-specifier pairs, one for each 16 entry in clock-names [all …]
|
H A D | mediatek,mtk-xhci.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/usb/mediatek,mtk-xhci.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Chunfeng Yun <chunfeng.yun@mediatek.com> 14 - $ref: usb-xhci.yaml 19 case 2: supports dual-role mode, and the host is based on xHCI driver. 25 - enum: 26 - mediatek,mt2701-xhci 27 - mediatek,mt2712-xhci [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/display/mediatek/ |
H A D | mediatek,hdmi.txt | 8 - compatible: Should be "mediatek,<chip>-hdmi". 9 - the supported chips are mt2701, mt7623 and mt8173 10 - reg: Physical base address and length of the controller's registers 11 - interrupts: The interrupt signal from the function block. 12 - clocks: device clocks 13 See Documentation/devicetree/bindings/clock/clock-bindings.txt for details. 14 - clock-names: must contain "pixel", "pll", "bclk", and "spdif". 15 - phys: phandle link to the HDMI PHY node. 16 See Documentation/devicetree/bindings/phy/phy-bindings.txt for details. 17 - phy-names: must contain "hdmi" [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/phy/ |
H A D | mediatek,tphy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 4 --- 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 title: MediaTek T-PHY Controller 11 - Chunfeng Yun <chunfeng.yun@mediatek.com> 14 The T-PHY controller supports physical layer functionality for a number of 17 Layout differences of banks between T-PHY V1 (mt8173/mt2701) and 18 T-PHY V2 (mt2712) / V3 (mt8195) when works on USB mode: 19 ----------------------------------- 67 pattern: "^t-phy(@[0-9a-f]+)?$" [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/mediatek/ |
H A D | mt7629.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/clock/mt7629-clk.h> 11 #include <dt-bindings/power/mt7622-power.h> 12 #include <dt-bindings/gpio/gpio.h> 13 #include <dt-bindings/phy/phy.h> 14 #include <dt-bindings/reset/mt7629-resets.h> 18 interrupt-parent = <&sysirq>; 19 #address-cells = <1>; [all …]
|