Home
last modified time | relevance | path

Searched +full:mt6795 +full:- +full:vdecsys (Results 1 – 7 of 7) sorted by relevance

/linux/Documentation/devicetree/bindings/clock/
H A Dmediatek,mt6795-clock.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/clock/mediatek,mt6795-clock.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: MediaTek Functional Clock Controller for MT6795
10 - AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
11 - Chun-Jie Chen <chun-jie.chen@mediatek.com>
15 PLLs -->
16 dividers -->
18 -->
[all …]
/linux/drivers/clk/mediatek/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
42 bool "Clock driver for MediaTek MT2701 vdecsys"
45 This driver supports MediaTek MT2701 vdecsys clocks.
116 tristate "Clock driver for MediaTek MT2712 vdecsys"
119 This driver supports MediaTek MT2712 vdecsys clocks.
246 tristate "Clock driver for MediaTek MT6779 vdecsys"
249 This driver supports MediaTek MT6779 vdecsys clocks.
270 tristate "Clock driver for MediaTek MT6795"
276 This driver supports MediaTek MT6795 basic clocks and clocks
280 tristate "Clock driver for MediaTek MT6795 mfgcfg"
[all …]
H A Dclk-mt6795-vdecsys.c1 // SPDX-License-Identifier: GPL-2.0-only
7 #include <dt-bindings/clock/mediatek,mt6795-clk.h>
10 #include "clk-gate.h"
11 #include "clk-mtk.h"
40 { .compatible = "mediatek,mt6795-vdecsys", .data = &vdec_desc },
49 .name = "clk-mt6795-vdecsys",
55 MODULE_DESCRIPTION("MediaTek MT6795 vdecsys clocks driver");
H A Dclk-mt6795-vencsys.c1 // SPDX-License-Identifier: GPL-2.0-only
7 #include <dt-bindings/clock/mediatek,mt6795-clk.h>
10 #include "clk-gate.h"
11 #include "clk-mtk.h"
35 { .compatible = "mediatek,mt6795-vencsys", .data = &venc_desc },
42 .name = "clk-mt6795-vencsys",
50 MODULE_DESCRIPTION("MediaTek MT6795 vdecsys clocks driver");
H A DMakefile1 # SPDX-License-Identifier: GPL-2.0
2 obj-$(CONFIG_COMMON_CLK_MEDIATEK) += clk-mtk.o clk-pll.o clk-gate.o clk-apmixed.o clk-cpumux.o rese…
3 obj-$(CONFIG_COMMON_CLK_MEDIATEK_FHCTL) += clk-fhctl.o clk-pllfh.o
5 obj-$(CONFIG_COMMON_CLK_MT6765) += clk-mt6765.o
6 obj-$(CONFIG_COMMON_CLK_MT6765_AUDIOSYS) += clk-mt6765-audio.o
7 obj-$(CONFIG_COMMON_CLK_MT6765_CAMSYS) += clk-mt6765-cam.o
8 obj-$(CONFIG_COMMON_CLK_MT6765_IMGSYS) += clk-mt6765-img.o
9 obj-$(CONFIG_COMMON_CLK_MT6765_MIPI0ASYS) += clk-mt6765-mipi0a.o
10 obj-$(CONFIG_COMMON_CLK_MT6765_MMSYS) += clk-mt6765-mm.o
11 obj-$(CONFIG_COMMON_CLK_MT6765_VCODECSYS) += clk-mt6765-vcodec.o
[all …]
/linux/arch/arm64/boot/dts/mediatek/
H A Dmt6795.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
9 #include <dt-bindings/interrupt-controller/irq.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #include <dt-bindings/clock/mediatek,mt6795-clk.h>
12 #include <dt-bindings/gce/mediatek,mt6795-gce.h>
13 #include <dt-bindings/memory/mt6795-larb-port.h>
14 #include <dt-bindings/pinctrl/mt6795-pinfunc.h>
15 #include <dt-bindings/power/mt6795-power.h>
16 #include <dt-bindings/reset/mediatek,mt6795-resets.h>
19 compatible = "mediatek,mt6795";
[all …]
/linux/Documentation/devicetree/bindings/memory-controllers/
H A Dmediatek,smi-larb.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/memory-controllers/mediatek,smi-larb.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Yong Wu <yong.wu@mediatek.com>
19 - enum:
20 - mediatek,mt2701-smi-larb
21 - mediatek,mt2712-smi-larb
22 - mediatek,mt6779-smi-larb
23 - mediatek,mt6795-smi-larb
[all …]