Searched +full:meson8 +full:- +full:sdhc (Results 1 – 5 of 5) sorted by relevance
/freebsd/sys/contrib/device-tree/Bindings/mmc/ |
H A D | amlogic,meson-mx-sdhc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/mmc/amlogic,meson-mx-sdhc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Amlogic Meson SDHC controller 10 - $ref: mmc-controller.yaml 13 - Martin Blumenstingl <martin.blumenstingl@googlemail.com> 16 The SDHC MMC host controller on Amlogic SoCs provides an eMMC and MMC 17 card interface with 1/4/8-bit bus width. 23 - enum: [all …]
|
H A D | amlogic,meson-mx-sdio.txt | 1 * Amlogic Meson6, Meson8 and Meson8b SDIO/MMC controller 4 for MMC, SD, SDIO and SDHC types of memory cards. 13 - compatible : must be one of 14 - "amlogic,meson8-sdio" 15 - "amlogic,meson8b-sdio" 16 along with the generic "amlogic,meson-mx-sdio" 17 - reg : mmc controller base registers 18 - interrupts : mmc controller interrupt 19 - #address-cells : must be 1 20 - size-cells : must be 0 [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/amlogic/ |
H A D | meson8m2.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include "meson8.dtsi" 14 compatible = "amlogic,meson8m2-clkc", "amlogic,meson8-clkc"; 18 /* the offset of the canvas registers has changed compared to Meson8 */ 19 /delete-node/ video-lut@20; 21 canvas: video-lut@48 { 22 compatible = "amlogic,meson8m2-canvas", "amlogic,canvas"; 28 compatible = "amlogic,meson8m2-dwmac", "snps,dwmac"; 35 clock-names = "stmmaceth", "clkin0", "clkin1", "timing-adjustment"; 37 reset-names = "stmmaceth"; [all …]
|
H A D | meson8.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 6 #include <dt-bindings/clock/meson8-ddr-clkc.h> 7 #include <dt-bindings/clock/meson8b-clkc.h> 8 #include <dt-bindings/gpio/meson8-gpio.h> 9 #include <dt-bindings/power/meson8-power.h> 10 #include <dt-bindings/reset/amlogic,meson8b-clkc-reset.h> 11 #include <dt-bindings/reset/amlogic,meson8b-reset.h> 12 #include <dt-bindings/thermal/thermal.h> 16 model = "Amlogic Meson8 SoC"; 17 compatible = "amlogic,meson8"; [all …]
|
H A D | meson8b.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 7 #include <dt-bindings/clock/meson8-ddr-clkc.h> 8 #include <dt-bindings/clock/meson8b-clkc.h> 9 #include <dt-bindings/gpio/meson8b-gpio.h> 10 #include <dt-bindings/power/meson8-power.h> 11 #include <dt-bindings/reset/amlogic,meson8b-reset.h> 12 #include <dt-bindings/reset/amlogic,meson8b-clkc-reset.h> 13 #include <dt-bindings/thermal/thermal.h> 18 #address-cells = <1>; 19 #size-cells = <0>; [all …]
|