Home
last modified time | relevance | path

Searched full:mdss_dsi1_phy (Results 1 – 25 of 25) sorted by relevance

/linux/arch/arm64/boot/dts/qcom/
H A Dsdm660.dtsi173 assigned-clock-parents = <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
174 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>;
195 phys = <&mdss_dsi1_phy>;
218 mdss_dsi1_phy: phy@c996400 { label
244 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>,
245 <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
H A Dmsm8976.dtsi866 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>,
867 <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>;
1086 assigned-clock-parents = <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
1087 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>;
1089 phys = <&mdss_dsi1_phy>;
1139 mdss_dsi1_phy: phy@1a96a00 { label
H A Dmsm8939-pm8916.dtsi28 &mdss_dsi1_phy {
H A Dmsm8929-pm8916.dtsi28 &mdss_dsi1_phy {
H A Dmsm8953.dtsi875 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>,
876 <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>;
1060 assigned-clock-parents = <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
1061 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>;
1076 phys = <&mdss_dsi1_phy>;
1099 mdss_dsi1_phy: phy@1a96400 { label
H A Dsdm670.dtsi1995 assigned-clock-parents = <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
1996 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>;
2001 phys = <&mdss_dsi1_phy>;
2027 mdss_dsi1_phy: phy@ae96400 { label
2055 <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
2056 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>,
H A Dmsm8998.dtsi2812 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>,
2813 <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
3028 assigned-clock-parents = <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
3029 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>;
3034 phys = <&mdss_dsi1_phy>;
3063 mdss_dsi1_phy: phy@c996400 { label
H A Dsar2130p.dtsi2336 assigned-clock-parents = <&mdss_dsi1_phy 0>,
2337 <&mdss_dsi1_phy 1>;
2341 phys = <&mdss_dsi1_phy>;
2368 mdss_dsi1_phy: phy@ae97000 { label
2397 <&mdss_dsi1_phy 0>,
2398 <&mdss_dsi1_phy 1>,
H A Dmsm8996.dtsi943 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>,
944 <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
1147 assigned-clock-parents = <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
1148 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>;
1150 phys = <&mdss_dsi1_phy>;
1175 mdss_dsi1_phy: phy@996400 { label
H A Dsm8350.dtsi3068 assigned-clock-parents = <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
3069 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>;
3075 phys = <&mdss_dsi1_phy>;
3125 mdss_dsi1_phy: phy@ae96400 { label
3151 <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
3152 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>,
H A Dsm8150-hdk.dts518 &mdss_dsi1_phy {
H A Dsm8150.dtsi4076 assigned-clock-parents = <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
4077 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>;
4082 phys = <&mdss_dsi1_phy>;
4108 mdss_dsi1_phy: phy@ae96400 { label
4134 <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
4135 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>,
H A Dsdm845-mtp.dts511 &mdss_dsi1_phy {
H A Dsm8450.dtsi3618 assigned-clock-parents = <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
3619 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>;
3624 phys = <&mdss_dsi1_phy>;
3651 mdss_dsi1_phy: phy@ae96400 { label
3680 <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
3681 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>,
H A Dsdm845.dtsi4820 assigned-clock-parents = <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
4821 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>;
4826 phys = <&mdss_dsi1_phy>;
4852 mdss_dsi1_phy: phy@ae96400 { label
5015 <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
5016 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>,
H A Dsm8250-xiaomi-elish-common.dtsi672 &mdss_dsi1_phy {
H A Dsm8250.dtsi4966 assigned-clock-parents = <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
4967 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>;
4972 phys = <&mdss_dsi1_phy>;
4998 mdss_dsi1_phy: phy@ae96400 { label
5026 <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
5027 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>,
H A Dsm8550.dtsi3944 assigned-clock-parents = <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
3945 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>;
3949 phys = <&mdss_dsi1_phy>;
3976 mdss_dsi1_phy: phy@ae97000 { label
4005 <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
4006 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>,
H A Dsc8180x.dtsi3186 phys = <&mdss_dsi1_phy>;
3210 mdss_dsi1_phy: dsi-phy@ae96400 { label
3477 <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
3478 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>,
H A Dsdm845-db845c.dts573 &mdss_dsi1_phy {
H A Dmsm8939.dtsi1396 phys = <&mdss_dsi1_phy>;
1418 mdss_dsi1_phy: phy@1aa0300 { label
H A Dsm8650.dtsi5414 assigned-clock-parents = <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
5415 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>;
5421 phys = <&mdss_dsi1_phy>;
5450 mdss_dsi1_phy: phy@ae97000 { label
5564 <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
5565 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>,
/linux/Documentation/devicetree/bindings/display/msm/
H A Dqcom,sm7150-mdss.yaml331 assigned-clock-parents = <&mdss_dsi1_phy 0>,
332 <&mdss_dsi1_phy 1>;
337 phys = <&mdss_dsi1_phy>;
362 mdss_dsi1_phy: phy@ae96400 {
H A Dqcom,sdm670-mdss.yaml274 mdss_dsi1_phy: phy@ae96400 {
/linux/arch/arm/boot/dts/qcom/
H A Dqcom-msm8974.dtsi1877 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>,
1878 <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
2040 assigned-clock-parents = <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
2041 <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>;
2058 phys = <&mdss_dsi1_phy>;
2084 mdss_dsi1_phy: phy@fd923000 { label