Home
last modified time | relevance | path

Searched full:mcu (Results 1 – 25 of 275) sorted by relevance

1234567891011

/freebsd/sys/contrib/dev/mediatek/mt76/
H A Dmt76x02_usb_mcu.c26 WARN_ON_ONCE(len / 8 != usb->mcu.rp_len); in mt76x02u_multiple_mcu_reads()
28 for (i = 0; i < usb->mcu.rp_len; i++) { in mt76x02u_multiple_mcu_reads()
29 u32 reg = get_unaligned_le32(data + 8 * i) - usb->mcu.base; in mt76x02u_multiple_mcu_reads()
32 WARN_ON_ONCE(usb->mcu.rp[i].reg != reg); in mt76x02u_multiple_mcu_reads()
33 usb->mcu.rp[i].value = val; in mt76x02u_multiple_mcu_reads()
40 u8 *data = usb->mcu.data; in mt76x02u_mcu_wait_resp()
52 if (usb->mcu.rp) in mt76x02u_mcu_wait_resp()
60 dev_err(dev->dev, "error: MCU resp evt:%lx seq:%hhx-%lx\n", in mt76x02u_mcu_wait_resp()
83 seq = ++dev->mcu.msg_seq & 0xf; in __mt76x02u_mcu_send_msg()
85 seq = ++dev->mcu.msg_seq & 0xf; in __mt76x02u_mcu_send_msg()
[all …]
H A Dmcu.c41 wait_event_timeout(dev->mcu.wait, in mt76_mcu_get_response()
42 (!skb_queue_empty(&dev->mcu.res_q) || in mt76_mcu_get_response()
45 return skb_dequeue(&dev->mcu.res_q); in mt76_mcu_get_response()
51 skb_queue_tail(&dev->mcu.res_q, skb); in mt76_mcu_rx_event()
52 wake_up(&dev->mcu.wait); in mt76_mcu_rx_event()
82 mutex_lock(&dev->mcu.mutex); in mt76_mcu_skb_send_and_get_msg()
93 expires = jiffies + dev->mcu.timeout; in mt76_mcu_skb_send_and_get_msg()
105 mutex_unlock(&dev->mcu.mutex); in mt76_mcu_skb_send_and_get_msg()
H A Dmt76x02_mcu.c20 dev_err(mdev->dev, "MCU message %02x (seq %d) timed out\n", in mt76x02_mcu_parse_response()
51 mutex_lock(&mdev->mcu.mutex); in mt76x02_mcu_msg_send()
53 seq = ++mdev->mcu.msg_seq & 0xf; in mt76x02_mcu_msg_send()
55 seq = ++mdev->mcu.msg_seq & 0xf; in mt76x02_mcu_msg_send()
76 mutex_unlock(&mdev->mcu.mutex); in mt76x02_mcu_msg_send()
153 while ((skb = skb_dequeue(&dev->mt76.mcu.res_q)) != NULL) in mt76x02_mcu_cleanup()
H A Dsdio_txrx.c183 mt76s_tx_pick_quota(struct mt76_sdio *sdio, bool mcu, int buf_sz, in mt76s_tx_pick_quota() argument
191 if (mcu && sdio->hw_ver == MT76_CONNAC2_SDIO) in mt76s_tx_pick_quota()
194 if (mcu) { in mt76s_tx_pick_quota()
210 mt76s_tx_update_quota(struct mt76_sdio *sdio, bool mcu, int pse_size, in mt76s_tx_update_quota() argument
213 if (mcu) { in mt76s_tx_update_quota()
242 bool mcu = q == dev->q_mcu[MT_MCUQ_WM]; in mt76s_tx_run_queue() local
273 if (mt76s_tx_pick_quota(sdio, mcu, e->buf_sz, &pse_sz, in mt76s_tx_run_queue()
302 mt76s_tx_update_quota(sdio, mcu, pse_sz, ple_sz); in mt76s_tx_run_queue()
/freebsd/sys/contrib/device-tree/Bindings/iio/
H A Dsamsung,sensorhub-rinato.yaml13 Sensorhub is a MCU which manages several sensors and also plays the role
28 ap-mcu-gpios:
33 mcu-ap-gpios:
38 mcu-reset-gpios:
47 - ap-mcu-gpios
48 - mcu-ap-gpios
49 - mcu-reset-gpios
68 ap-mcu-gpios = <&gpx0 0 0>;
69 mcu-ap-gpios = <&gpx0 4 0>;
70 mcu-reset-gpios = <&gpx0 5 0>;
H A Dsensorhub.txt3 Sensorhub is a MCU which manages several sensors and also plays the role
10 - ap-mcu-gpios: [out] ap to sensorhub line - used during communication
11 - mcu-ap-gpios: [in] sensorhub to ap - used during communication
12 - mcu-reset-gpios: [out] sensorhub reset
21 ap-mcu-gpios = <&gpx0 0 0>;
22 mcu-ap-gpios = <&gpx0 4 0>;
23 mcu-reset-gpios = <&gpx0 5 0>;
/freebsd/sys/contrib/device-tree/Bindings/thermal/
H A Dmediatek,lvts-thermal.yaml24 - mediatek,mt8188-lvts-mcu
26 - mediatek,mt8192-lvts-mcu
28 - mediatek,mt8195-lvts-mcu
41 description: LVTS reset for clearing temporary data on AP/MCU.
67 - mediatek,mt8188-lvts-mcu
69 - mediatek,mt8192-lvts-mcu
85 - mediatek,mt8195-lvts-mcu
117 compatible = "mediatek,mt8195-lvts-mcu";
/freebsd/sys/contrib/device-tree/Bindings/powerpc/fsl/
H A Dmcu-mpc8349emitx.txt1 Freescale MPC8349E-mITX-compatible Power Management Micro Controller Unit (MCU)
4 - compatible : "fsl,<mcu-chip>-<board>", "fsl,mcu-mpc8349emitx".
11 mcu@a {
14 "fsl,mcu-mpc8349emitx";
/freebsd/sys/contrib/device-tree/Bindings/hwmon/
H A Dnsa320-mcu.txt5 - compatible : "zyxel,nsa320-mcu"
6 - data-gpios : The GPIO pin connected to the data line on the MCU
7 - clk-gpios : The GPIO pin connected to the clock line on the MCU
8 - act-gpios : The GPIO pin connected to the active line on the MCU
13 compatible = "zyxel,nsa320-mcu";
H A Dsophgo,sg2042-hwmon-mcu.yaml4 $id: http://devicetree.org/schemas/hwmon/sophgo,sg2042-hwmon-mcu.yaml#
7 title: Sophgo SG2042 onboard MCU support
14 const: sophgo,sg2042-hwmon-mcu
39 compatible = "sophgo,sg2042-hwmon-mcu";
/freebsd/sys/contrib/device-tree/src/arm64/ti/
H A Dk3-am62a.dtsi84 /* MCU Domain Range */
86 <0x00 0x79000000 0x00 0x79000000 0x00 0x00008000>, /* MCU R5 ATCM */
87 <0x00 0x79020000 0x00 0x79020000 0x00 0x00008000>, /* MCU R5 BTCM */
88 <0x00 0x79100000 0x00 0x79100000 0x00 0x00040000>, /* MCU R5 IRAM0 */
89 <0x00 0x79140000 0x00 0x79140000 0x00 0x00040000>, /* MCU R5 IRAM1 */
103 <0x00 0x79000000 0x00 0x79000000 0x00 0x00008000>, /* MCU R5 ATCM */
104 <0x00 0x79020000 0x00 0x79020000 0x00 0x00008000>, /* MCU R5 BTCM */
105 <0x00 0x79100000 0x00 0x79100000 0x00 0x00040000>, /* MCU IRAM0 */
106 <0x00 0x79140000 0x00 0x79140000 0x00 0x00040000>; /* MCU IRAM1 */
126 #include "k3-am62a-mcu.dtsi"
H A Dk3-am62p.dtsi80 /* MCU Domain Range */
99 <0x00 0x79000000 0x00 0x79000000 0x00 0x00008000>, /* MCU R5 ATCM */
100 <0x00 0x79020000 0x00 0x79020000 0x00 0x00008000>, /* MCU R5 BTCM */
101 <0x00 0x79100000 0x00 0x79100000 0x00 0x00040000>, /* MCU IRAM0 */
102 <0x00 0x79140000 0x00 0x79140000 0x00 0x00040000>; /* MCU IRAM1 */
124 #include "k3-am62p-j722s-common-mcu.dtsi"
H A Dk3-am65.dtsi81 ranges = <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>, /* MCU NAVSS*/
84 <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>, /* MCU R5F Core0 */
85 <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>, /* MCU R5F Core1 */
86 <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00080000>, /* MCU SRAM */
107 #include "k3-am65-mcu.dtsi"
H A Dk3-j721s2-common-proc-board.dts205 mcu_uart0_pins_default: mcu-uart0-default-pins {
214 mcu_cpsw_pins_default: mcu-cpsw-default-pins {
231 mcu_mdio_pins_default: mcu-mdio-default-pins {
238 mcu_mcan0_pins_default: mcu-mcan0-default-pins {
245 mcu_mcan1_pins_default: mcu-mcan1-default-pins {
252 mcu_mcan0_gpio_pins_default: mcu-mcan0-gpio-default-pins {
259 mcu_mcan1_gpio_pins_default: mcu-mcan1-gpio-default-pins {
265 mcu_adc0_pins_default: mcu-adc0-default-pins {
278 mcu_adc1_pins_default: mcu-adc1-default-pins {
293 mcu_fss0_ospi1_pins_default: mcu-fss0-ospi1-default-pins {
H A Dk3-j721s2.dtsi150 ranges = <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>, /* MCU NAVSS*/
153 <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>, /* MCU R5F Core0 */
154 <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>, /* MCU R5F Core1 */
155 <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00100000>, /* MCU SRAM */
174 #include "k3-j721s2-mcu-wakeup.dtsi"
/freebsd/sys/contrib/device-tree/Bindings/firmware/
H A Dcznic,turris-omnia-mcu.yaml4 $id: http://devicetree.org/schemas/firmware/cznic,turris-omnia-mcu.yaml#
7 title: CZ.NIC's Turris Omnia MCU
13 The MCU on Turris Omnia acts as a system controller providing additional
18 const: cznic,turris-omnia-mcu
21 description: MCU I2C slave address
74 compatible = "cznic,turris-omnia-mcu";
/freebsd/sys/contrib/device-tree/Bindings/mfd/
H A Dkhadas,mcu.yaml4 $id: http://devicetree.org/schemas/mfd/khadas,mcu.yaml#
20 - khadas,mcu # MCU revision is discoverable
40 compatible = "khadas,mcu";
/freebsd/sys/contrib/device-tree/Bindings/net/
H A Dti,cc1352p7.yaml7 title: Texas Instruments Simplelink CC1352P7 wireless MCU
10 The CC1352P7 MCU can be connected via SPI or UART.
21 - description: high-frequency main system (MCU and peripherals) clock
50 mcu {
/freebsd/sys/contrib/device-tree/src/riscv/sophgo/
H A Dsg2042-milkv-pioneer.dts41 mcu: syscon@17 { label
42 compatible = "sophgo,sg2042-hwmon-mcu";
65 thermal-sensors = <&mcu 0>;
97 thermal-sensors = <&mcu 1>;
/freebsd/sys/contrib/device-tree/Bindings/media/
H A Dallegro,al5e.yaml16 Each actual codec engine is controlled by a microcontroller (MCU). Host
17 software uses a provided mailbox interface to communicate with the MCU. The
46 - description: MCU clock
48 - description: MCU AXI master port clock
H A Dallegro.txt5 Each actual codec engines is controlled by a microcontroller (MCU). Host
6 software uses a provided mailbox interface to communicate with the MCU. The
7 MCU share an interrupt.
/freebsd/sys/contrib/device-tree/src/arm64/amlogic/
H A Dmeson-g12b-a311d-khadas-vim3.dts19 * The VIM3 on-board MCU can mux the PCIe/USB3.0 shared differential
25 * If the MCU is configured to mux the PCIe/USB3.0 differential lines
30 * update these nodes accordingly if PCIe mode is selected by the MCU.
H A Dmeson-g12b-s922x-khadas-vim3.dts19 * The VIM3 on-board MCU can mux the PCIe/USB3.0 shared differential
25 * If the MCU is configured to mux the PCIe/USB3.0 differential lines
30 * update these nodes accordingly if PCIe mode is selected by the MCU.
/freebsd/sys/contrib/dev/mediatek/mt76/mt7921/
H A Dsdio_mac.c78 wake_up(&dev->mt76.mcu.wait); in mt7921s_init_reset()
79 skb_queue_purge(&dev->mt76.mcu.res_q); in mt7921s_init_reset()
103 wake_up(&dev->mt76.mcu.wait); in mt7921s_mac_reset()
104 skb_queue_purge(&dev->mt76.mcu.res_q); in mt7921s_mac_reset()
/freebsd/sys/contrib/device-tree/Bindings/remoteproc/
H A Dti,k3-r5f-rproc.yaml295 ranges = <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>, /* MCU NAVSS */
296 <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>, /* MCU R5F Core0 */
297 <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>, /* MCU R5F Core1 */
298 <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00080000>; /* MCU SRAM */
300 /* AM65x MCU R5FSS node */
319 firmware-name = "am65x-mcu-r5f0_0-fw";
338 firmware-name = "am65x-mcu-r5f0_1-fw";

1234567891011