Home
last modified time | relevance | path

Searched full:masking (Results 1 – 25 of 255) sorted by relevance

1234567891011

/linux/tools/testing/selftests/bpf/progs/
H A Dverifier_masking.c2 /* Converted from tools/testing/selftests/bpf/verifier/masking.c */
9 __description("masking, test out of bounds 1")
29 __description("masking, test out of bounds 2")
49 __description("masking, test out of bounds 3")
69 __description("masking, test out of bounds 4")
89 __description("masking, test out of bounds 5")
109 __description("masking, test out of bounds 6")
129 __description("masking, test out of bounds 7")
149 __description("masking, test out of bounds 8")
169 __description("masking, test out of bounds 9")
[all …]
/linux/drivers/sh/intc/
H A DKconfig11 bool "Userspace interrupt masking support"
15 masking.
18 page with all non-masking registers obscured when mapped in to
H A Duserimask.c2 * Support for hardware-assisted userspace interrupt masking.
48 * Level 0 on the other hand equates to user masking disabled. in store_intc_userimask()
H A Dchip.c146 * only set secondary masking method directly in intc_set_priority()
147 * primary masking method is using intc_prio_level[irq] in intc_set_priority()
/linux/Documentation/arch/riscv/
H A Duabi.rst74 Pointer masking
77 Support for pointer masking in userspace (the Supm extension) is provided via
79 operations. Pointer masking is disabled by default. To enable it, userspace
86 Additionally, when pointer masking is enabled (``PR_PMLEN`` is greater than 0),
/linux/arch/arm64/include/asm/
H A Dirqflags.h13 * Aarch64 has flags for masking: Debug, Asynchronous (serror), Interrupts and
16 * Masking debug exceptions causes all other exceptions to be masked too/
17 * Masking SError masks IRQ/FIQ, but not debug exceptions. IRQ and FIQ are
/linux/Documentation/ABI/testing/
H A Ddebugfs-vfio46 INTx masking when supported, reporting a value of "N", or
47 requires APIC level INTx masking, reporting a value of "Y".
/linux/tools/testing/selftests/kvm/x86/
H A Dsvm_int_ctl_test.c36 * and since L1 didn't enable virtual interrupt masking, in l2_guest_code()
64 /* No virtual interrupt masking */ in l1_guest_code()
/linux/arch/alpha/lib/
H A Dstxcpy.S43 t0 == the first destination word for masking back in
57 t0 == the first destination word for masking back in
128 t0 == the first dest word, for masking back in, if needed else 0
144 lda t6, -1 # e0 : for masking just below
H A Dev6-stxcpy.S54 t0 == the first destination word for masking back in
69 t0 == the first destination word for masking back in
151 t0 == the first dest word, for masking back in, if needed else 0
167 lda t6, -1 # E : for masking just below
/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Dapple,aic.yaml22 - Automatic masking on event delivery (auto-ack)
28 - Automatic masking on ack
/linux/arch/powerpc/kvm/
H A Dbook3s_xive.h43 u8 saved_priority; /* Saved priority when masking */
51 bool old_p; /* P bit state when masking */
52 bool old_q; /* Q bit state when masking */
/linux/drivers/media/pci/zoran/
H A Dzr36057.h58 #define ZR36057_MMTR 0x01c /* Masking Map "Top" Register */
60 #define ZR36057_MMBR 0x020 /* Masking Map "Bottom" Register */
/linux/include/vdso/
H A Dpage.h23 * way we want (i.e. with 1s in the high bits) while masking a
/linux/arch/riscv/include/asm/
H A Dmmu.h35 /* Lock the pointer masking mode because this mm is multithreaded */
/linux/security/apparmor/include/
H A Dpolicy_compat.h26 #define v8 8 /* full network masking */
H A Dperms.h103 * aa_perms_accum_raw - accumulate perms with out masking off overlapping perms
130 * aa_perms_accum - accumulate perms, masking off overlapping perms
/linux/drivers/net/wireguard/
H A Dpeerlookup.c77 * distributed, we can find its bucket simply by masking. in index_bucket()
112 * At the moment, we don't do any masking, so this algorithm isn't exactly
/linux/drivers/net/ethernet/freescale/dpaa2/
H A Ddprtc.c159 * masking/unmasking each cause independently
191 * masking/unmasking each cause independently
/linux/tools/testing/selftests/net/bench/page_pool/
H A Dtime_bench.h71 /* Support masking outsome CPUs, mark if it ran */
206 const struct cpumask *mask, /* Support masking outsome CPUs*/
/linux/include/linux/irqchip/
H A Darm-gic-v3-prio.h24 * explicitly require to not use priority masking. If bit GICV3_PRIO_PSR_I_SET
/linux/arch/sh/boards/mach-sdk7786/
H A Dnmi.c78 /* And the IRQ masking */ in sdk7786_nmi_init()
/linux/arch/riscv/kernel/
H A Dsbi-ipi.c71 * the masking/unmasking of virtual IPIs is done in sbi_ipi_init()
/linux/arch/m68k/mac/
H A Dbaboon.c74 * The means for masking individual Baboon interrupts remains a mystery.
/linux/drivers/vfio/pci/
H A Dvfio_pci_intrs.c114 * Masking can come from interrupt, ioctl, or config space in __vfio_pci_intx_mask()
282 * masking. igate prevents races during setup, once running masked in vfio_intx_enable()
289 * IRQ masking is performed at the IRQ chip. Again, igate protects in vfio_intx_enable()
852 /* XXX Need masking support exported */ in vfio_pci_set_irqs_ioctl()

1234567891011