Home
last modified time | relevance | path

Searched full:margining (Results 1 – 6 of 6) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/hwmon/pmbus/
H A Dti,ucd90320.yaml18 margining (MARx), 16 for logical GPO, and 32 GPIs for cascading, and system
/freebsd/sys/dev/mpr/mpi/
H A Dmpi2_tool.h436 * Toolbox Backend Lane Margining Tool
439 /* Toolbox Backend Lane Margining Tool request message */
468 /* Toolbox Backend Lane Margining Tool reply message */
/freebsd/sys/dev/mpi3mr/mpi/
H A Dmpi30_tool.h189 * Lane Margining Tool Request Message *
227 * Lane Margining Tool Reply Message *
/freebsd/usr.sbin/pciconf/
H A Dcap.c1232 { PCIZ_LMR, "Lane Margining at Receiver" }, in pcie_find_cap()
/freebsd/sys/dev/qlnx/qlnxe/
H A Dreg_addr.h2686 …RV_E5 (0x1<<0) // Margining uses driver soft…
2688 …P_STAT_M_RDY_E5 (0x1<<16) // Margining ready.
2690 …SWRDY_E5 (0x1<<17) // Margining software ready.
7349 … (0x3f<<0) // Num timing steps for lane margining at the receiver.
7351 … (0x3f<<8) // Max timing offset for lane margining at the receiver.
7353 … (0x7f<<16) // Num voltage steps for lane margining at the receiver.
7355 … (0x3f<<24) // Max voltage offset for lane margining at the receiver.
7358 … (0x3f<<0) // Sample rate voltage for lane margining at the receiver.
7360 … (0x3f<<8) // Sample rate timing for lane margining at the receiver.
7362 … (0x1f<<16) // Max lanes for lane margining at the receiver.
[all …]
/freebsd/share/dict/
H A Dweb2111648 margining