Searched full:lt0 (Results 1 – 9 of 9) sorted by relevance
| /freebsd/sys/contrib/device-tree/Bindings/pinctrl/ |
| H A D | mediatek,mt8189-pinctrl.yaml | 29 - description: lt0 group IO 47 - const: lt0 197 "bm2", "lt0", "lt1", "rt", "eint0", "eint1",
|
| /freebsd/sys/contrib/openzfs/module/zfs/ |
| H A D | vdev_raidz_math_powerpc_altivec_common.h | 481 "lvx 10,0,%[lt0]\n" \ 511 : [lt0] "r" (&(gf_clmul_mod_lt[4*(c)+0][0])), \
|
| H A D | vdev_raidz_math_aarch64_neon_common.h | 480 "ld1 { v10.4s },%[lt0]\n" \ 509 : [lt0] "Q" ((gf_clmul_mod_lt[4*(c)+0][0])), \
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.cpp | 2380 SDValue Lt0 = DAG.getSetCC(SL, SetCCVT, Src, Zero, ISD::SETOGT); in LowerFCEIL() local 2382 SDValue And = DAG.getNode(ISD::AND, SL, SetCCVT, Lt0, NeTrunc); in LowerFCEIL() 2541 SDValue Lt0 = DAG.getSetCC(SL, SetCCVT, Src, Zero, ISD::SETOLT); in LowerFFLOOR() local 2543 SDValue And = DAG.getNode(ISD::AND, SL, SetCCVT, Lt0, NeTrunc); in LowerFFLOOR()
|
| H A D | AMDGPULegalizerInfo.cpp | 2465 auto Lt0 = B.buildFCmp(CmpInst::FCMP_OGT, S1, Src, Zero); in legalizeFceil() local 2467 auto And = B.buildAnd(S1, Lt0, NeTrunc); in legalizeFceil()
|
| /freebsd/contrib/bearssl/src/ec/ |
| H A D | ec_p256_m62.c | 1631 return NEQ(z, 0) & LT0(c); in check_scalar()
|
| H A D | ec_p256_m64.c | 1647 return NEQ(z, 0) & LT0(c); in check_scalar()
|
| /freebsd/contrib/bearssl/src/ |
| H A D | inner.h | 880 LT0(int32_t x) in LT0() function
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | LegalizerHelper.cpp | 7436 auto Lt0 = MIRBuilder.buildFCmp(CmpInst::FCMP_OLT, CondTy, in lowerFFloor() local 7440 auto And = MIRBuilder.buildAnd(CondTy, Lt0, NeTrunc); in lowerFFloor()
|