Home
last modified time | relevance | path

Searched +full:lpc3220 +full:- +full:pwm (Results 1 – 4 of 4) sorted by relevance

/freebsd/sys/contrib/device-tree/src/arm/nxp/lpc/
H A Dlpc32xx.dtsi1 // SPDX-License-Identifier: GPL-2.0+
5 * Copyright (C) 2015-2019 Vladimir Zapolskiy <vz@mleia.com>
9 #include <dt-bindings/clock/lpc32xx-clock.h>
10 #include <dt-bindings/interrupt-controller/irq.h>
13 #address-cells = <1>;
14 #size-cells = <1>;
15 compatible = "nxp,lpc3220";
16 interrupt-parent = <&mic>;
19 #address-cells = <1>;
20 #size-cells = <0>;
[all …]
H A Dlpc18xx.dtsi9 * Released under the terms of 3-clause BSD License
14 #include "../../armv7-m.dtsi"
16 #include "dt-bindings/clock/lpc18xx-cgu.h"
17 #include "dt-bindings/clock/lpc18xx-ccu.h"
23 #address-cells = <1>;
24 #size-cells = <1>;
27 #address-cells = <1>;
28 #size-cell
[all...]
/freebsd/sys/contrib/device-tree/Bindings/pwm/
H A Dnxp,lpc3220-pwm.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pwm/nxp,lpc3220-pwm.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: NXP LPC32XX PWM controller
10 - Frank Li <Frank.Li@nxp.com>
15 - nxp,lpc3220-pwm
16 - nxp,lpc3220-motor-pwm
24 '#pwm-cells':
28 - compatible
[all …]
H A Dlpc32xx-pwm.txt1 LPC32XX PWM controller
4 - compatible: should be "nxp,lpc3220-pwm"
5 - reg: physical base address and length of the controller's registers
9 pwm@4005c000 {
10 compatible = "nxp,lpc3220-pwm";
14 pwm@4005c004 {
15 compatible = "nxp,lpc3220-pwm";