Searched +full:lpc +full:- +full:snoop (Results 1 – 16 of 16) sorted by relevance
/linux/Documentation/devicetree/bindings/mfd/ |
H A D | aspeed-lpc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/mfd/aspeed-lpc.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 title: Aspeed Low Pin Count (LPC) Bus Controller 11 - Andrew Jeffery <andrew@aj.id.au> 12 - Chia-Wei Wang <chiawei_wang@aspeedtech.com> 15 The LPC bus is a means to bridge a host CPU to a number of low-bandwidth 17 primary use case of the Aspeed LPC controller is as a slave on the bus 21 The LPC controller is represented as a multi-function device to account for the [all …]
|
/linux/drivers/soc/aspeed/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 8 tristate "ASPEED LPC firmware cycle control" 13 Control LPC firmware cycle mappings through ioctl()s. The driver 15 host LPC read/write region can be buffered. 18 tristate "ASPEED LPC snoop support" 23 Provides a driver to control the LPC snoop interface which 25 the host to an arbitrary LPC I/O port. 45 pre-defined region.
|
H A D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0-only 2 obj-$(CONFIG_ASPEED_LPC_CTRL) += aspeed-lpc-ctrl.o 3 obj-$(CONFIG_ASPEED_LPC_SNOOP) += aspeed-lpc-snoop.o 4 obj-$(CONFIG_ASPEED_UART_ROUTING) += aspeed-uart-routing.o 5 obj-$(CONFIG_ASPEED_P2A_CTRL) += aspeed-p2a-ctrl.o 6 obj-$(CONFIG_ASPEED_SOCINFO) += aspeed-socinfo.o
|
/linux/arch/arm/boot/dts/aspeed/ |
H A D | aspeed-bmc-amd-ethanolx.dts | 1 // SPDX-License-Identifier: GPL-2.0 4 /dts-v1/; 6 #include "aspeed-g5.dtsi" 7 #include <dt-bindings/gpio/aspeed-gpio.h> 8 #include <dt-bindings/interrupt-controller/irq.h> 12 compatible = "amd,ethanolx-bmc", "aspeed,ast2500"; 18 reserved-memory { 19 #address-cells = <1>; 20 #size-cells = <1>; 26 compatible = "shared-dma-pool"; [all …]
|
H A D | aspeed-bmc-amd-daytonax.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include "aspeed-g5.dtsi" 5 #include <dt-bindings/gpio/aspeed-gpio.h> 6 #include <dt-bindings/interrupt-controller/irq.h> 10 compatible = "amd,daytonax-bmc", "aspeed,ast2500"; 16 reserved-memory { 17 #address-cells = <1>; 18 #size-cells = <1>; 24 compatible = "shared-dma-pool"; [all …]
|
H A D | aspeed-bmc-asrock-spc621d8hm3.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 2 /dts-v1/; 4 #include "aspeed-g5.dtsi" 5 #include <dt-bindings/gpio/aspeed-gpio.h> 6 #include <dt-bindings/i2c/i2c.h> 7 #include <dt-bindings/interrupt-controller/irq.h> 8 #include <dt-bindings/leds/common.h> 12 compatible = "asrock,spc621d8hm3-bmc", "aspeed,ast2500"; 22 stdout-path = &uart5; 30 compatible = "gpio-leds"; [all …]
|
H A D | aspeed-bmc-tyan-s8036.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 2 /dts-v1/; 4 #include "aspeed-g5.dtsi" 5 #include <dt-bindings/gpio/aspeed-gpio.h> 6 #include <dt-bindings/interrupt-controller/irq.h> 10 compatible = "tyan,s8036-bmc", "aspeed,ast2500"; 13 stdout-path = &uart5; 22 reserved-memory { 23 #address-cells = <1>; 24 #size-cells = <1>; [all …]
|
H A D | aspeed-g4.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 2 #include <dt-bindings/clock/aspeed-clock.h> 7 #address-cells = <1>; 8 #size-cells = <1>; 9 interrupt-parent = <&vic>; 35 #address-cells = <1>; 36 #size-cells = <0>; 39 compatible = "arm,arm926ej-s"; 51 compatible = "simple-bus"; 52 #address-cells = <1>; [all …]
|
H A D | aspeed-g6.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 4 #include <dt-bindings/interrupt-controller/arm-gic.h> 5 #include <dt-bindings/interrupt-controller/aspeed-scu-ic.h> 6 #include <dt-bindings/clock/ast2600-clock.h> 11 #address-cells = <1>; 12 #size-cells = <1>; 13 interrupt-parent = <&gic>; 47 #address-cells = <1>; 48 #size-cells = <0>; 49 enable-method = "aspeed,ast2600-smp"; [all …]
|
H A D | aspeed-g5.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 2 #include <dt-bindings/clock/aspeed-clock.h> 3 #include <dt-bindings/interrupt-controller/aspeed-scu-ic.h> 8 #address-cells = <1>; 9 #size-cells = <1>; 10 interrupt-parent = <&vic>; 36 #address-cells = <1>; 37 #size-cells = <0>; 40 compatible = "arm,arm1176jzf-s"; 52 compatible = "simple-bus"; [all …]
|
H A D | aspeed-bmc-facebook-tiogapass.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 4 /dts-v1/; 6 #include "aspeed-g5.dtsi" 7 #include <dt-bindings/gpio/aspeed-gpio.h> 8 #include <dt-bindings/i2c/i2c.h> 12 compatible = "facebook,tiogapass-bmc", "aspeed,ast2500"; 39 stdout-path = &uart5; 47 iio-hwmon { 48 compatible = "iio-hwmon"; 49 io-channels = <&adc 0>, <&adc 1>, <&adc 2>, <&adc 3>, [all …]
|
H A D | aspeed-bmc-tyan-s7106.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 2 /dts-v1/; 4 #include "aspeed-g5.dtsi" 5 #include <dt-bindings/gpio/aspeed-gpio.h> 6 #include <dt-bindings/interrupt-controller/irq.h> 10 compatible = "tyan,s7106-bmc", "aspeed,ast2500"; 13 stdout-path = &uart5; 22 reserved-memory { 23 #address-cells = <1>; 24 #size-cells = <1>; [all …]
|
H A D | aspeed-bmc-inventec-starscream.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 4 /dts-v1/; 6 #include "aspeed-g6.dtsi" 7 #include "aspeed-g6-pinctrl.dtsi" 8 #include <dt-bindings/i2c/i2c.h> 9 #include <dt-bindings/gpio/aspeed-gpio.h> 13 compatible = "inventec,starscream-bmc", "aspeed,ast2600"; 20 stdout-path = &uart5; 28 reserved-memory { 29 #address-cells = <1>; [all …]
|
H A D | aspeed-bmc-asrock-x570d4u.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 2 /dts-v1/; 3 #include "aspeed-g5.dtsi" 4 #include <dt-bindings/gpio/aspeed-gpio.h> 5 #include <dt-bindings/leds/common.h> 9 compatible = "asrock,x570d4u-bmc", "aspeed,ast2500"; 19 stdout-path = &uart5; 26 reserved-memory { 27 #address-cells = <1>; 28 #size-cells = <1>; [all …]
|
H A D | aspeed-bmc-bytedance-g220a.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 3 /dts-v1/; 5 #include "aspeed-g5.dtsi" 6 #include <dt-bindings/gpio/aspeed-gpio.h> 7 #include <dt-bindings/i2c/i2c.h> 8 #include <dt-bindings/leds/leds-pca955x.h> 12 compatible = "bytedance,g220a-bmc", "aspeed,ast2500"; 57 stdout-path = &uart5; 65 reserved-memory { 66 #address-cells = <1>; [all …]
|
/linux/drivers/pci/ |
H A D | quirks.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * This file contains work-arounds for many known PCI hardware bugs. 5 * should be handled in arch-specific code. 22 #include <linux/isa-dma.h> /* isa_dma_bridge_buggy */ 106 int ret = -ENOTTY; in pcie_failed_link_retrain() 109 !pcie_cap_has_lnkctl2(dev) || !dev->link_active_reporting) in pcie_failed_link_retrain() 117 pci_info(dev, "broken device, retraining non-functional downstream link at 2.5GT/s\n"); in pcie_failed_link_retrain() 175 if ((f->class == (u32) (dev->class >> f->class_shift) || in pci_do_fixups() 176 f->class == (u32) PCI_ANY_ID) && in pci_do_fixups() 177 (f->vendor == dev->vendor || in pci_do_fixups() [all …]
|