/linux/arch/arm64/boot/dts/microchip/ |
H A D | sparx5_pcb134_board.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 10 gpio-restart { 11 compatible = "gpio-restart"; 12 gpios = <&gpio 37 GPIO_ACTIVE_LOW>; 16 i2c0_imux: i2c-mux-0 { 17 compatible = "i2c-mux-pinctrl"; 18 #address-cells = <1>; 19 #size-cells = <0>; 20 i2c-parent = <&i2c0>; [all …]
|
H A D | sparx5_pcb135_board.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 10 gpio-restart { 11 compatible = "gpio-restart"; 12 gpios = <&gpio 37 GPIO_ACTIVE_LOW>; 16 i2c0_imux: i2c-mux { 17 compatible = "i2c-mux-pinctrl"; 18 #address-cells = <1>; 19 #size-cells = <0>; 20 i2c-parent = <&i2c0>; [all …]
|
/linux/arch/arm/boot/dts/nxp/vf/ |
H A D | vf610-zii-scu4-aib.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 // Copyright (C) 2016-2018 Zodiac Inflight Innovations 5 /dts-v1/; 10 compatible = "zii,vf610scu4-aib", "zii,vf610dev", "fsl,vf610"; 13 stdout-path = &uart0; 21 gpio-leds { 22 compatible = "gpio-leds"; 23 pinctrl-0 = <&pinctrl_leds_debug>; 24 pinctrl-names = "default"; 26 led-debug { [all …]
|
H A D | vf610-zii-dev-rev-c.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 6 /dts-v1/; 7 #include "vf610-zii-dev.dtsi" 11 compatible = "zii,vf610dev-c", "zii,vf610dev", "fsl,vf610"; 13 mdio-mux { 14 compatible = "mdio-mux-gpio"; 15 pinctrl-0 = <&pinctrl_mdio_mux>; 16 pinctrl-names = "default"; 17 gpios = <&gpio0 8 GPIO_ACTIVE_HIGH 20 mdio-parent-bus = <&mdio1>; [all …]
|
H A D | vf610-zii-cfu1.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 7 /dts-v1/; 15 stdout-path = &uart0; 23 gpio-leds { 24 compatible = "gpio-leds"; 25 pinctrl-0 = <&pinctrl_leds_debug>; 26 pinctrl-names = "default"; 28 led-debug { 30 gpios = <&gpio2 18 GPIO_ACTIVE_HIGH>; 31 linux,default-trigger = "heartbeat"; [all …]
|
/linux/arch/arm/boot/dts/microchip/ |
H A D | lan966x-kontron-kswitch-d10-mmt-6g-2gs.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Device Tree file for the Kontron KSwitch D10 MMT 6G-2GS 6 /dts-v1/; 7 #include "lan966x-kontron-kswitch-d10-mmt.dtsi" 10 model = "Kontron KSwitch D10 MMT 6G-2GS"; 11 compatible = "kontron,kswitch-d10-mmt-6g-2gs", "kontron,s1921", 21 i2c-bus = <&i2c4>; 22 los-gpios = <&sgpio_in 1 0 GPIO_ACTIVE_HIGH>; 23 mod-def0-gpios = <&sgpio_in 1 1 GPIO_ACTIVE_LOW>; 24 maximum-power-milliwatt = <2500>; [all …]
|
H A D | lan966x-pcb8309.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * lan966x_pcb8309.dts - Device Tree file for PCB8309 5 /dts-v1/; 7 #include "dt-bindings/phy/phy-lan966x-serdes.h" 10 model = "Microchip EVB - LAN9662"; 11 compatible = "microchip,lan9662-pcb8309", "microchip,lan9662", "microchip,lan966"; 20 stdout-path = "serial0:115200n8"; 23 gpio-restart { 24 compatible = "gpio-restart"; 25 gpios = <&gpio 56 GPIO_ACTIVE_LOW>; [all …]
|
/linux/arch/arm64/boot/dts/freescale/ |
H A D | tqmls1088a-mbls10xxa-mc.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0-or-later OR MIT) 3 * Copyright (c) 2018-2023 TQ-Systems GmbH <linux@ew.tq-group.com>, 4 * D-82229 Seefeld, Germany. 10 #include <dt-bindings/net/ti-dp83867.h> 15 i2c-bus = <&sfp1_i2c>; 16 mod-def0-gpios = <&gpioexp2 2 GPIO_ACTIVE_LOW>; 17 los-gpios = <&gpioexp2 3 GPIO_ACTIVE_HIGH>; 18 tx-fault-gpios = <&gpioexp2 0 GPIO_ACTIVE_HIGH>; 19 tx-disable-gpios = <&gpioexp2 1 GPIO_ACTIVE_HIGH>; 24 i2c-bus = <&sfp2_i2c>; [all …]
|
H A D | fsl-lx2160a-tqmlx2160a-mblx2160a.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 3 * Copyright (c) 2020-2023 TQ-Systems GmbH <linux@ew.tq-group.com>, 4 * D-82229 Seefeld, Germany. 8 /dts-v1/; 10 #include <dt-bindings/input/input.h> 11 #include <dt-bindings/leds/common.h> 12 #include <dt-bindings/net/ti-dp83867.h> 14 #include "fsl-lx2160a-tqmlx2160a.dtsi" 18 compatible = "tq,lx2160a-tqmlx2160a-mblx2160a", "tq,lx2160a-tqmlx2160a", 31 stdout-path = &uart0; [all …]
|
H A D | fsl-ls1088a-ten64.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 4 * Based on fsl-ls1088a-rdb.dts 5 * Copyright 2017-2020 NXP 6 * Copyright 2019-2021 Traverse Technologies 11 /dts-v1/; 13 #include "fsl-ls1088a.dtsi" 15 #include <dt-bindings/gpio/gpio.h> 16 #include <dt-bindings/input/input.h> 28 stdout-path = "serial0:115200n8"; 32 compatible = "gpio-keys"; [all …]
|
/linux/arch/arm64/boot/dts/marvell/ |
H A D | armada-3720-uDPU.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 /dts-v1/; 5 #include "armada-3720-uDPU.dtsi" 11 sfp_eth0: sfp-eth0 { 13 i2c-bus = <&i2c0>; 14 los-gpios = <&gpiosb 2 GPIO_ACTIVE_HIGH>; 15 mod-def0-gpios = <&gpiosb 3 GPIO_ACTIVE_LOW>; 16 tx-disable-gpios = <&gpiosb 4 GPIO_ACTIVE_HIGH>; 17 tx-fault-gpios = <&gpiosb 5 GPIO_ACTIVE_HIGH>; 18 maximum-power-milliwatt = <3000>; [all …]
|
H A D | armada-3720-uDPU.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 4 * Based on Marvell Armada 3720 development board (DB-88F3720-DDR3) 12 /dts-v1/; 14 #include <dt-bindings/gpio/gpio.h> 15 #include "armada-372x.dtsi" 19 stdout-path = "serial0:115200n8"; 28 compatible = "gpio-leds"; 30 led-power1 { 32 gpios = <&gpionb 11 GPIO_ACTIVE_LOW>; 35 led-power2 { [all …]
|
H A D | cn9130-cf.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * Copyright (C) 2024 Josua Mayer <josua@solid-run.com> 19 reg_usb3_vbus0: regulator-usb3-vbus0 { 20 compatible = "regulator-fixed"; 21 regulator-name = "vbus0"; 22 regulator-min-microvolt = <5000000>; 23 regulator-max-microvolt = <5000000>; 24 gpios = <&expander0 6 GPIO_ACTIVE_LOW>; 29 i2c-bus = <&cp0_i2c1>; 30 los-gpios = <&expander0 12 GPIO_ACTIVE_HIGH>; [all …]
|
H A D | cn9130-crb.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 8 #include <dt-bindings/gpio/gpio.h> 12 stdout-path = "serial0:115200n8"; 29 ap0_reg_mmc_vccq: regulator-1 { 30 compatible = "regulator-gpio"; 31 regulator-name = "ap0_mmc_vccq"; 32 regulator-min-microvolt = <1800000>; 33 regulator-max-microvolt = <3300000>; 34 gpios = <&expander0 5 GPIO_ACTIVE_HIGH>; 39 cp0_reg_usb3_vbus1: regulator-2 { [all …]
|
H A D | cn9130-db.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 5 * Device tree for the CN9130-DB board. 10 #include <dt-bindings/gpio/gpio.h> 14 stdout-path = "serial0:115200n8"; 33 ap0_reg_sd_vccq: regulator-1 { 34 compatible = "regulator-gpio"; 35 regulator-name = "ap0_sd_vccq"; 36 regulator-min-microvolt = <1800000>; 37 regulator-max-microvolt = <3300000>; 38 gpios = <&expander0 8 GPIO_ACTIVE_HIGH>; [all …]
|
H A D | armada-3720-turris-mox.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 /dts-v1/; 9 #include <dt-bindings/bus/moxtet.h> 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/input/input.h> 12 #include "armada-372x.dtsi" 16 compatible = "cznic,turris-mox", "marvell,armada3720", 28 stdout-path = "serial0:115200n8"; 37 compatible = "gpio-leds"; 40 gpios = <&gpiosb 21 GPIO_ACTIVE_LOW>; [all …]
|
/linux/arch/arm64/boot/dts/mediatek/ |
H A D | mt7986a-bananapi-bpi-r3.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 5 * Frank Wunderlich <frank-w@public-files.de> 9 /dts-v1/; 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/input/input.h> 12 #include <dt-bindings/leds/common.h> 13 #include <dt-bindings/pinctrl/mt65xx.h> 18 model = "Bananapi BPI-R3"; 19 chassis-type = "embedded"; 20 compatible = "bananapi,bpi-r3", "mediatek,mt7986a"; [all …]
|
/linux/arch/arm/boot/dts/marvell/ |
H A D | armada-388-clearfog.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 8 #include "armada-388.dtsi" 9 #include "armada-38x-solidrun-microsom.dtsi" 13 /* So that mvebu u-boot can update the MAC addresses */ 20 stdout-path = "serial0:115200n8"; 23 reg_3p3v: regulator-3p3v { 24 compatible = "regulator-fixed"; 25 regulator-name = "3P3V"; 26 regulator-min-microvolt = <3300000>; 27 regulator-max-microvolt = <3300000>; [all …]
|
H A D | armada-385-clearfog-gtr.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 5 * Rabeeh Khoury <rabeeh@solid-run.com>, based on Russell King clearfog work 9 SERDES mapping - 10 0. SATA1 on CON18, or optionally mini PCIe CON3 - PCIe0 12 2. SATA0 on CON17, or optionally mini PCIe CON4 - PCIe1 14 4. mini PCIe CON2 - PCIe2 17 USB 2.0 mapping - 18 0. USB 2.0 - 0 USB pins header CON12 19 1. USB 2.0 - 1 mini PCIe CON2 20 2. USB 2.0 - 2 to USB 3.0 connector (used with SERDES #3) [all …]
|
/linux/drivers/iio/resolver/ |
H A D | ad2s1210.c | 1 // SPDX-License-Identifier: GPL-2.0 5 * Copyright (c) 2010-2010 Analog Devices Inc. 11 * ------ 177 struct gpio_descs *gpios = st->mode_gpios; ad2s1210_set_mode() local [all...] |
/linux/Documentation/devicetree/bindings/net/ |
H A D | lantiq,pef2256.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Herve Codina <herve.codina@bootlin.com> 20 - const: lantiq,pef2256 27 - description: Master Clock 28 - description: System Clock Receive 29 - description: System Clock Transmit 31 clock-names: 33 - const: mclk [all …]
|
/linux/drivers/net/ethernet/wangxun/txgbe/ |
H A D | txgbe_phy.c | 1 // SPDX-License-Identifier: GPL-2.0 2 /* Copyright (c) 2015 - 2023 Beijing WangXun Technology Co., Ltd. */ 7 #include <linux/clk-provider.h> 13 #include <linux/pcs/pcs-xpcs.h> 25 struct txgbe_nodes *nodes = &txgbe->nodes; in txgbe_swnodes_register() 26 struct pci_dev *pdev = txgbe->wx->pdev; in txgbe_swnodes_register() 32 snprintf(nodes->gpio_name, sizeof(nodes->gpio_name), "txgbe_gpio-%x", id); in txgbe_swnodes_register() 33 snprintf(nodes->i2c_name, sizeof(nodes->i2c_name), "txgbe_i2c-%x", id); in txgbe_swnodes_register() 34 snprintf(nodes->sfp_name, sizeof(nodes->sfp_name), "txgbe_sfp-%x", id); in txgbe_swnodes_register() 35 snprintf(nodes->phylink_name, sizeof(nodes->phylink_name), "txgbe_phylink-%x", id); in txgbe_swnodes_register() [all …]
|
/linux/drivers/isdn/hardware/mISDN/ |
H A D | hfc_multi.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 33 * also registers are assigned differen for HFC-4s/8s and HFC-E1 41 struct dchannel *dch; /* link if channel is a D-channel */ 42 struct bchannel *bch; /* link if channel is a B-channel */ 45 int nt_timer; /* -1 if off, 0 if elapsed, >0 if running */ 46 int los, ais, slip_tx, slip_rx, rdi; /* current alarms */ member 58 int Zfill; /* rx-fifo level on last hfcmulti_tx */ 84 #define HFC_CFG_DIS_ECHANNEL 2 /* disable E-channel processing */ 85 #define HFC_CFG_REG_ECHANNEL 3 /* register E-channel */ 91 #define HFC_CFG_DTMF 9 /* enable DTMF-detection */ [all …]
|