Home
last modified time | relevance | path

Searched +full:link +full:- +full:gpios (Results 1 – 25 of 309) sorted by relevance

12345678910>>...13

/linux/arch/arm/boot/dts/nxp/vf/
H A Dvf610-zii-scu4-aib.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 // Copyright (C) 2016-2018 Zodiac Inflight Innovations
5 /dts-v1/;
10 compatible = "zii,vf610scu4-aib", "zii,vf610dev", "fsl,vf610";
13 stdout-path = &uart0;
21 gpio-leds {
22 compatible = "gpio-leds";
23 pinctrl-0 = <&pinctrl_leds_debug>;
24 pinctrl-names = "default";
26 led-debug {
[all …]
H A Dvf610-zii-dev-rev-c.dts1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
6 /dts-v1/;
7 #include "vf610-zii-dev.dtsi"
11 compatible = "zii,vf610dev-c", "zii,vf610dev", "fsl,vf610";
13 mdio-mux {
14 compatible = "mdio-mux-gpio";
15 pinctrl-0 = <&pinctrl_mdio_mux>;
16 pinctrl-names = "default";
17 gpios = <&gpio0 8 GPIO_ACTIVE_HIGH
20 mdio-parent-bus = <&mdio1>;
[all …]
/linux/arch/arm/boot/dts/broadcom/
H A Dbcm47094-dlink-dir-890l.dts1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
3 * Device tree for D-Link DIR-890L
4 * D-Link calls this board "WRGAC36"
5 * this router has the same looks and form factor as D-Link DIR-885L.
7 * Some differences from DIR-885L include a separate USB2 port, separate LEDs
13 * Based on the device tree for DIR-885L
18 /dts-v1/;
21 #include "bcm5301x-nand-cs0-bch1.dtsi"
24 compatible = "dlink,dir-890l", "brcm,bcm47094", "brcm,bcm4708";
25 model = "D-Link DIR-890L";
[all …]
H A Dbcm958625-meraki-alamo.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
5 * Copyright (C) 2020-2021 Matthew Hagan <mnhagan88@gmail.com>
8 #include "bcm958625-meraki-mx6x-common.dtsi"
12 compatible = "gpio-keys-polled";
14 poll-interval = <20>;
16 button-reset {
19 gpios = <&gpioa 8 GPIO_ACTIVE_LOW>;
24 compatible = "gpio-leds";
26 led-0 {
27 /* green:wan1-left */
[all …]
H A Dbcm47094-dlink-dir-885l.dts1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
4 * DTS for D-Link DIR-885L
9 /dts-v1/;
12 #include "bcm5301x-nand-cs0-bch1.dtsi"
15 compatible = "dlink,dir-885l", "brcm,bcm47094", "brcm,bcm4708";
16 model = "D-Link DIR-885L";
33 #nvmem-cell-cells = <1>;
37 nand_controller: nand-controller@18028000 {
40 compatible = "fixed-partitions";
41 #address-cells = <1>;
[all …]
/linux/Documentation/devicetree/bindings/display/bridge/
H A Dtoshiba,tc358775.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Vinay Simha BN <simhavcs@gmail.com>
15 MIPI DSI-RX Data 4-lane, CLK 1-lane with data rates up to 800 Mbps/lane.
17 Up to 1600x1200 24-bit/pixel resolution for single-link LVDS display panel
19 Up to WUXGA (1920x1200 24-bit pixels) resolution for dual-link LVDS display
25 - toshiba,tc358765
26 - toshiba,tc358775
32 vdd-supply:
[all …]
/linux/arch/arm/boot/dts/marvell/
H A Dkirkwood-l-50.dts1 // SPDX-License-Identifier: GPL-2.0
3 * Check Point L-50 Board Description
7 /dts-v1/;
10 #include "kirkwood-6281.dtsi"
13 model = "Check Point L-50";
14 compatible = "checkpoint,l-50", "marvell,kirkwood-88f6281", "marvell,kirkwood";
23 stdout-path = &uart0;
27 pinctrl: pin-controller@10000 {
28 pinctrl-0 = <&pmx_led38 &pmx_sysrst &pmx_button29>;
29 pinctrl-names = "default";
[all …]
H A Dkirkwood-dir665.dts1 // SPDX-License-Identifier: GPL-2.0
7 /dts-v1/;
10 #include "kirkwood-6281.dtsi"
13 model = "D-Link DIR-665";
14 compatible = "dlink,dir-665", "marvell,kirkwood-88f6281", "marvell,kirkwood";
23 stdout-path = &uart0;
27 pinctrl: pin-controller@10000 {
28 pinctrl-0 =< &pmx_led_usb
35 pinctrl-names = "default";
37 pmx_led_usb: pmx-led-usb {
[all …]
/linux/Documentation/devicetree/bindings/sound/
H A Dsoc-ac97link.txt1 AC97 link bindings
6 - pinctrl-names: Has to contain following states to setup the correct
7 pinmuxing for the used gpios:
8 "ac97-running": AC97-link is active
9 "ac97-reset": AC97-link reset state
10 "ac97-warm-reset": AC97-link warm reset state
11 - ac97-gpios: List of gpio phandles with args in the order ac97-sync,
12 ac97-sdata, ac97-reset
20 pinctrl-names = "default", "ac97-running", "ac97-reset", "ac97-warm-reset";
21 pinctrl-0 = <&ac97link_running>;
[all …]
H A Dmt8186-mt6366-rt1019-rt5682s.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/mt8186-mt6366-rt1019-rt5682s.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jiaxin Yu <jiaxin.yu@mediatek.com>
16 - $ref: sound-card-common.yaml#
21 - mediatek,mt8186-mt6366-rt1019-rt5682s-sound
22 - mediatek,mt8186-mt6366-rt5682s-max98360-sound
23 - mediatek,mt8186-mt6366-rt5650-sound
25 audio-routing:
[all …]
H A Dgoogle,sc7180-trogdor.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/google,sc7180-trogdor.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Google SC7180-Trogdor ASoC sound card driver
10 - Rohit kumar <quic_rohkumar@quicinc.com>
11 - Cheng-Yi Chiang <cychiang@chromium.org>
17 - $ref: sound-card-common.yaml#
22 - google,sc7180-trogdor
23 - google,sc7180-coachz
[all …]
/linux/Documentation/devicetree/bindings/media/i2c/
H A Dgalaxycore,gc2145.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Alain Volmat <alain.volmat@foss.st.com>
15 1616V x 1232H active pixel array, on-chip 10-bit ADC, and image signal
16 processor allowing AE/AWB/interpolation/de-noise/color-conversion and
19 either through a parallel interface or through MIPI CSI-2.
22 - $ref: /schemas/media/video-interface-devices.yaml#
34 powerdown-gpios:
37 reset-gpios:
[all …]
H A Dovti,ov64a40.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jacopo Mondi <jacopo.mondi@ideasonboard.com>
13 - $ref: /schemas/media/video-interface-devices.yaml#
25 avdd-supply:
28 dvdd-supply:
31 dovdd-supply:
34 powerdown-gpios:
37 reset-gpios:
[all …]
H A Dovti,ov4689.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Mikhail Rudenko <mike.rudenko@gmail.com>
13 The Omnivision OV4689 is a high performance, 1/3-inch, 4 megapixel
16 interface, and sensor output is sent via 1/2/4 lane MIPI CSI-2
20 - $ref: /schemas/media/video-interface-devices.yaml#
31 External clock (XVCLK) for the sensor, 6-64 MHz
34 dovdd-supply:
36 Digital I/O voltage supply, 1.7-3.0 V
[all …]
H A Dgalaxycore,gc08a3.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: GalaxyCore gc08a3 1/4" 8M Pixel MIPI CSI-2 sensor
11 - Zhi Mao <zhi.mao@mediatek.com>
14 The gc08a3 is a raw image sensor with an MIPI CSI-2 image data
28 dovdd-supply: true
30 avdd-supply: true
32 dvdd-supply: true
34 reset-gpios:
[all …]
H A Dgalaxycore,gc05a2.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: GalaxyCore gc05a2 1/5" 5M Pixel MIPI CSI-2 sensor
11 - Zhi Mao <zhi.mao@mediatek.com>
14 The gc05a2 is a raw image sensor with an MIPI CSI-2 image data
28 dovdd-supply: true
30 avdd-supply: true
32 dvdd-supply: true
34 reset-gpios:
[all …]
/linux/Documentation/devicetree/bindings/display/panel/
H A Djdi,lpm102a188a.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Diogo Ivo <diogo.ivo@tecnico.ulisboa.pt>
13 This panel requires a dual-channel DSI host to operate. It supports two modes:
14 - left-right: each channel drives the left or right half of the screen
15 - even-odd: each channel drives the even or odd lines of the screen
18 driven by the first link (DSI-LINK1) is considered the primary peripheral
20 peripheral driven by the second link (DSI-LINK2).
23 - $ref: panel-common.yaml#
[all …]
/linux/Documentation/devicetree/bindings/net/dsa/
H A Drealtek.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - $ref: dsa.yaml#/$defs/ethernet-ports
13 - Linus Walleij <linusw@kernel.org>
20 The SMI "Simple Management Interface" is a two-wire protocol using
21 bit-banged GPIO that while it reuses the MDIO lines MCK and MDIO does
23 SMI-based Realtek devices. The realtek-smi driver is a platform driver
26 The MDIO-connected switches use MDIO protocol to access their registers.
27 The realtek-mdio driver is an MDIO driver and it must be inserted inside
[all …]
/linux/arch/arm64/boot/dts/freescale/
H A Dimx8mp-skov-revc-bd500.dts1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
3 /dts-v1/;
5 #include "imx8mp-skov-reva.dtsi"
8 model = "SKOV IMX8MP CPU revC - bd500";
9 compatible = "skov,imx8mp-skov-revc-bd500", "fsl,imx8mp";
12 led_system_red: led-3 {
16 gpios = <&gpioexp 3 GPIO_ACTIVE_HIGH>;
17 default-state = "off";
20 led_system_green: led-4 {
23 gpios = <&gpioexp 2 GPIO_ACTIVE_LOW>;
[all …]
/linux/arch/arm64/boot/dts/marvell/
H A Dcn9130-cf-pro.dts1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright (C) 2024 Josua Mayer <josua@solid-run.com>
9 /dts-v1/;
11 #include <dt-bindings/input/input.h>
12 #include <dt-bindings/leds/common.h>
15 #include "cn9130-sr-som.dtsi"
16 #include "cn9130-cf.dtsi"
20 compatible = "solidrun,cn9130-clearfog-pro",
21 "solidrun,cn9130-sr-som", "marvell,cn9130";
23 gpio-keys {
[all …]
/linux/arch/arm64/boot/dts/qcom/
H A Dmsm8916-huawei-g7.dts1 // SPDX-License-Identifier: GPL-2.0-only
6 /dts-v1/;
8 #include "msm8916-pm8916.dtsi"
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/input/input.h>
11 #include <dt-bindings/interrupt-controller/irq.h>
12 #include <dt-bindings/leds/common.h>
13 #include <dt-bindings/sound/apq8016-lpass.h>
16 * Note: The original firmware from Huawei can only boot 32-bit kernels.
17 * To boot this device tree using arm64 it is necessary to flash 64-bit TZ/HYP
[all …]
H A Dapq8016-schneider-hmibsc.dts1 // SPDX-License-Identifier: GPL-2.0-only
7 /dts-v1/;
9 #include "msm8916-pm8916.dtsi"
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/input/input.h>
12 #include <dt-bindings/leds/common.h>
13 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
14 #include <dt-bindings/pinctrl/qcom,pmic-mpp.h>
15 #include <dt-bindings/sound/apq8016-lpass.h>
19 compatible = "schneider,apq8016-hmibsc", "qcom,apq8016";
[all …]
H A Dsc7280-idp.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
8 #include <dt-bindings/iio/qcom,spmi-adc7-pmk8350.h>
9 #include <dt-bindings/input/linux-event-codes.h>
15 #include "sc7280-chrome-common.dtsi"
16 #include "sc7280-herobrine-lte-sku.dtsi"
25 max98360a: audio-codec-0 {
27 pinctrl-names = "default";
28 pinctrl-0 = <&amp_en>;
29 sdmode-gpios = <&tlmm 63 GPIO_ACTIVE_HIGH>;
30 #sound-dai-cells = <0>;
[all …]
H A Dx1e80100-medion-sprchrgd-14-s1.dts1 // SPDX-License-Identifier: BSD-3-Clause
7 /dts-v1/;
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
13 #include "hamoa-pmics.dtsi"
29 wcd938x: audio-codec {
30 compatible = "qcom,wcd9385-codec";
32 pinctrl-0 = <&wcd_default>;
33 pinctrl-names = "default";
35 qcom,micbias1-microvolt = <1800000>;
[all …]
/linux/arch/arm/boot/dts/gemini/
H A Dgemini-dlink-dir-685.dts2 * Device Tree file for D-Link DIR-685 Xtreme N Storage Router
5 /dts-v1/;
8 #include <dt-bindings/input/input.h>
11 model = "D-Link DIR-685 Xtreme N Storage Router";
12 compatible = "dlink,dir-685", "cortina,gemini";
13 #address-cells = <1>;
14 #size-cells = <1>;
17 /* 128 MB SDRAM in 2 x Hynix HY5DU121622DTP-D43 */
24 stdout-path = "uart0:19200n8";
28 compatible = "gpio-keys";
[all …]

12345678910>>...13