Home
last modified time | relevance | path

Searched +full:limit +full:- +full:gear +full:- +full:rate (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/ufs/host/
H A Dufs-qcom.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (c) 2013-2016, Linux Foundation. All rights reserved.
17 #include <linux/reset-controller.h>
28 #include "ufshcd-pltfrm.h"
29 #include "ufs-qcom.h"
37 /* De-emphasis for gear-5 */
139 * ufs_qcom_config_ice_allocator() - ICE core allocator configuration
145 struct ufs_hba *hba = host->hba; in ufs_qcom_config_ice_allocator()
149 if (!(host->caps & UFS_QCOM_CAP_ICE_CONFIG) || in ufs_qcom_config_ice_allocator()
150 !(host->hba->caps & UFSHCD_CAP_CRYPTO)) in ufs_qcom_config_ice_allocator()
[all …]
/linux/drivers/mfd/
H A Dwm8997-tables.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * wm8997-tables.c -- WM8997 data tables
30 switch (arizona->rev) { in wm8997_patch()
32 return regmap_register_patch(arizona->regmap, in wm8997_patch()
156 { 0x00000009, 0x0001 }, /* R9 - Ctrl IF I2C1 CFG 1 */
157 { 0x00000016, 0x0000 }, /* R22 - Write Sequencer Ctrl 0 */
158 { 0x00000017, 0x0000 }, /* R23 - Write Sequencer Ctrl 1 */
159 { 0x00000018, 0x0000 }, /* R24 - Write Sequencer Ctrl 2 */
160 { 0x00000020, 0x0000 }, /* R32 - Tone Generator 1 */
161 { 0x00000021, 0x1000 }, /* R33 - Tone Generator 2 */
[all …]
H A Dwm5102-tables.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * wm5102-tables.c -- WM5102 data tables
83 switch (arizona->rev) { in wm5102_patch()
93 return regmap_multi_reg_write_bypassed(arizona->regmap, in wm5102_patch()
244 { 0x00000008, 0x0019 }, /* R8 - Ctrl IF SPI CFG 1 */
245 { 0x00000009, 0x0001 }, /* R9 - Ctrl IF I2C1 CFG 1 */
246 { 0x00000020, 0x0000 }, /* R32 - Tone Generator 1 */
247 { 0x00000021, 0x1000 }, /* R33 - Tone Generator 2 */
248 { 0x00000022, 0x0000 }, /* R34 - Tone Generator 3 */
249 { 0x00000023, 0x1000 }, /* R35 - Tone Generator 4 */
[all …]
H A Dwm5110-tables.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * wm5110-tables.c -- WM5110 data tables
262 switch (arizona->rev) { in wm5110_patch()
264 return regmap_register_patch(arizona->regmap, in wm5110_patch()
268 return regmap_register_patch(arizona->regmap, in wm5110_patch()
272 return regmap_register_patch(arizona->regmap, in wm5110_patch()
276 return regmap_register_patch(arizona->regmap, in wm5110_patch()
673 { 0x00000008, 0x0019 }, /* R8 - Ctrl IF SPI CFG 1 */
674 { 0x00000009, 0x0001 }, /* R9 - Ctrl IF I2C1 CFG 1 */
675 { 0x0000000A, 0x0001 }, /* R10 - Ctrl IF I2C2 CFG 1 */
[all …]
/linux/include/soc/tegra/
H A Dbpmp-abi.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Copyright (c) 2014-2022, NVIDIA CORPORATION. All rights reserved.
66 * A well-defined subset of the MRQ messages that the CPU sends to the
130 * -BPMP_EBADMSG and ignore the request.
144 …* | -------------------- | ------------------------------------ | --------------------------------…
223 * calculated by BPMP, -BPMP_EBADMSG will be returned and the request will
402 * @defgroup CC3 Auto-CC3
457 * mrq_ping_request challenge left shifted by 1 with the carry-bit
548 * The BPMP firmware implements a pseudo-filesystem called
637 * |-------------------|-------|
[all …]
/linux/drivers/ufs/core/
H A Dufshcd.c1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * Copyright (C) 2011-2013 Samsung India Software Operations
5 * Copyright (c) 2013-2016, The Linux Foundation. All rights reserved.
17 #include <linux/blk-pm.h>
31 #include "ufshcd-priv.h"
34 #include "ufs-sysfs.h"
35 #include "ufs-debugfs.h"
36 #include "ufs-fault-injection.h"
38 #include "ufshcd-crypto.h"
76 /* maximum number of link-startup retries */
[all …]
/linux/drivers/net/ethernet/nvidia/
H A Dforcedeth.c1 // SPDX-License-Identifier: GPL-2.0-or-later
6 * engineered documentation written by Carl-Daniel Hailfinger
15 * Copyright (C) 2004 Carl-Daniel Hailfinger (invalid MAC handling, insane
16 * IRQ rate fixes, bigendian fixes, cleanups, verification)
50 #include <linux/dma-mapping.h>
73 #define DEV_HAS_MSI_X 0x0000080 /* device supports MSI-X */
87 #define DEV_NEED_TX_LIMIT 0x0080000 /* device needs to limit tx */
88 #define DEV_NEED_TX_LIMIT2 0x0180000 /* device needs to limit tx, expect for some revs */
89 #define DEV_HAS_GEAR_MODE 0x0200000 /* device supports gear mode */
472 #define NV_PKTLIMIT_1 ETH_DATA_LEN /* hard limit not known */
[all …]
/linux/include/linux/mfd/arizona/
H A Dregisters.h1 /* SPDX-License-Identifier: GPL-2.0-only */
1195 * R0 (0x00) - software reset
1197 #define ARIZONA_SW_RST_DEV_ID1_MASK 0xFFFF /* SW_RST_DEV_ID1 - [15:0] */
1198 #define ARIZONA_SW_RST_DEV_ID1_SHIFT 0 /* SW_RST_DEV_ID1 - [15:0] */
1199 #define ARIZONA_SW_RST_DEV_ID1_WIDTH 16 /* SW_RST_DEV_ID1 - [15:0] */
1202 * R1 (0x01) - Device Revision
1204 #define ARIZONA_DEVICE_REVISION_MASK 0x00FF /* DEVICE_REVISION - [7:0] */
1205 #define ARIZONA_DEVICE_REVISION_SHIFT 0 /* DEVICE_REVISION - [7:0] */
1206 #define ARIZONA_DEVICE_REVISION_WIDTH 8 /* DEVICE_REVISION - [7:0] */
1209 * R8 (0x08) - Ctrl IF SPI CFG 1
[all …]