Searched +full:k1 +full:- +full:pcie (Results 1 – 8 of 8) sorted by relevance
| /freebsd/sys/contrib/device-tree/src/riscv/spacemit/ |
| H A D | k1.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 6 #include <dt-bindings/clock/spacemit,k1-syscon.h> 8 /dts-v1/; 10 #address-cells = <2>; 11 #size-cells = <2>; 12 model = "SpacemiT K1"; 13 compatible = "spacemit,k1"; 16 #address-cells = <1>; 17 #size-cells = <0>; 18 timebase-frequency = <24000000>; [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/arm/tegra/ |
| H A D | nvidia,tegra20-pmc.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/arm/tegra/nvidia,tegra20-pmc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jonathan Hunter <jonathanh@nvidia.com> 16 - nvidia,tegra20-pmc 17 - nvidia,tegra30-pmc 18 - nvidia,tegra114-pmc 19 - nvidia,tegra124-pmc [all …]
|
| /freebsd/sys/dev/e1000/ |
| H A D | e1000_ich8lan.c | 2 SPDX-License-Identifier: BSD-3-Clause 4 Copyright (c) 2001-2020, Intel Corporation 36 * 82562G-2 10/100 Network Connection 38 * 82562GT-2 10/100 Network Connection 40 * 82562V-2 10/100 Network Connection 41 * 82566DC-2 Gigabit Network Connection 43 * 82566DM-2 Gigabit Network Connection 50 * 82567LM-2 Gigabit Network Connection 51 * 82567LF-2 Gigabit Network Connection 52 * 82567V-2 Gigabit Network Connection [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/soc/tegra/ |
| H A D | nvidia,tegra20-pmc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/soc/tegra/nvidia,tegra20-pmc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jonathan Hunter <jonathanh@nvidia.com> 16 - nvidia,tegra20-pmc 17 - nvidia,tegra30-pmc 18 - nvidia,tegra114-pmc 19 - nvidia,tegra124-pmc [all …]
|
| /freebsd/share/misc/ |
| H A D | pci_vendors | 5 # Date: 2025-12-12 03:15:02 8 # the PCI ID Project at https://pci-ids.ucw.cz/. 14 # (version 2 or higher) or the 3-clause BSD License. 25 # device device_name <-- single tab 26 # subvendor subdevice subsystem_name <-- two tabs 30 # This is a relabelled RTL-8139 31 8139 AT-2500TX V3 Ethernet 41 7a09 2K1000 / 7A1000 Chipset PCIe x1 Bridge 53 7a19 PCI-to-PCI Bridge 63 7a29 7A1000 Chipset PCIe x8 Bridge [all …]
|
| H A D | usb_vendors | 6 # http://www.linux-usb.org/usb-ids.html 7 # or send entries as patches (diff -u old new) in the 10 # http://www.linux-usb.org/usb.ids 13 # Date: 2025-09-15 20:34:02 20 # device device_name <-- single tab 21 # interface interface_name <-- two tabs 38 5301 GW-US54ZGL 802.11bg 54 145f NW-3100 802.11b/g 54Mbps Wireless Network Adapter [zd1211] 64 0200 TP-Link 86 120e ASI120MC-S Planetary Camera [all …]
|
| /freebsd/sys/arm/nvidia/tegra124/ |
| H A D | tegra124_clk_pll.c | 1 /*- 38 #include <dt-bindings/clock/tegra124-car.h> 88 /* Post divider <-> register value mapping. */ 123 /* Tegra K1 PLLs 417 RD4(sc, sc->base_reg, ®); in pll_enable() 418 if (sc->type != PLL_E) in pll_enable() 421 WR4(sc, sc->base_reg, reg); in pll_enable() 430 RD4(sc, sc->base_reg, ®); in pll_disable() 431 if (sc->type != PLL_E) in pll_disable() 434 WR4(sc, sc->base_reg, reg); in pll_disable() [all …]
|
| /freebsd/sys/dev/qlnx/qlnxe/ |
| H A D | reg_addr.h | 2 * Copyright (c) 2017-2018 Cavium, Inc. 58 … 0x002000UL //Access:RW DataWidth:0x20 // Control and status interface for PCIE IP. 78 …- For ending "endless completion". 0 - When receiving a completion timeout while receiving a compl… 79 … DataWidth:0x4 // 0 - TXCPL sync fifo pop underflow 1 - TXR sync fifo pop underflow 2 - TXW hea… 80 …s:R DataWidth:0x6 // 0 - RX target read and config sync fifo push overflow 1 - RX header syn… 81 …ataWidth:0x14 // 4:0 - TXCPL sync fifo pop status 9:5 - TXR sync fifo pop status 14:10 - TXW hea… 88 …ffff<<0) // Vendor ID. PCI-SIG assigned Manufacturer Identifier. Note: The access attributes of … 90 …ce Identifier. Note: The access attributes of this field are as follows: - Dbi: if (DBI_RO_WR_E… 93 …tifies the PCI adapter. This value can be written by firmware through the PCIE private register sp… 95 …his register identifies the device on the PCIE adapter. This value can be written by firmware thro… [all …]
|