Home
last modified time | relevance | path

Searched full:issued (Results 1 – 25 of 804) sorted by relevance

12345678910>>...33

/freebsd/lib/libpmc/pmu-events/arch/s390/cf_z10/
H A Dcrypto.json6 "PublicDescription": "Total number of the PRNG functions issued by the CPU"
12 …ber of CPU cycles when the DEA/AES coprocessor is busy performing PRNG functions issued by the CPU"
18 … PRNG functions that are issued by the CPU and are blocked because the DEA/AES coprocessor is busy…
24 …s blocked for the PRNG functions issued by the CPU because the DEA/AES coprocessor is busy perform…
30 "PublicDescription": "Total number of SHA functions issued by the CPU"
36 …mber of CPU cycles when the SHA coprocessor is busy performing the SHA functions issued by the CPU"
42 …the SHA functions that are issued by the CPU and are blocked because the SHA coprocessor is busy p…
48 …cles blocked for the SHA functions issued by the CPU because the SHA coprocessor is busy performin…
54 "PublicDescription": "Total number of the DEA functions issued by the CPU"
60 … of CPU cycles when the DEA/AES coprocessor is busy performing the DEA functions issued by the CPU"
[all …]
/freebsd/lib/libpmc/pmu-events/arch/s390/cf_z13/
H A Dcrypto.json6 "PublicDescription": "Total number of the PRNG functions issued by the CPU"
12 …ber of CPU cycles when the DEA/AES coprocessor is busy performing PRNG functions issued by the CPU"
18 … PRNG functions that are issued by the CPU and are blocked because the DEA/AES coprocessor is busy…
24 …s blocked for the PRNG functions issued by the CPU because the DEA/AES coprocessor is busy perform…
30 "PublicDescription": "Total number of SHA functions issued by the CPU"
36 …mber of CPU cycles when the SHA coprocessor is busy performing the SHA functions issued by the CPU"
42 …the SHA functions that are issued by the CPU and are blocked because the SHA coprocessor is busy p…
48 …cles blocked for the SHA functions issued by the CPU because the SHA coprocessor is busy performin…
54 "PublicDescription": "Total number of the DEA functions issued by the CPU"
60 … of CPU cycles when the DEA/AES coprocessor is busy performing the DEA functions issued by the CPU"
[all …]
/freebsd/lib/libpmc/pmu-events/arch/s390/cf_z14/
H A Dcrypto.json6 "PublicDescription": "Total number of the PRNG functions issued by the CPU"
12 …ber of CPU cycles when the DEA/AES coprocessor is busy performing PRNG functions issued by the CPU"
18 … PRNG functions that are issued by the CPU and are blocked because the DEA/AES coprocessor is busy…
24 …s blocked for the PRNG functions issued by the CPU because the DEA/AES coprocessor is busy perform…
30 "PublicDescription": "Total number of SHA functions issued by the CPU"
36 …mber of CPU cycles when the SHA coprocessor is busy performing the SHA functions issued by the CPU"
42 …the SHA functions that are issued by the CPU and are blocked because the SHA coprocessor is busy p…
48 …cles blocked for the SHA functions issued by the CPU because the SHA coprocessor is busy performin…
54 "PublicDescription": "Total number of the DEA functions issued by the CPU"
60 … of CPU cycles when the DEA/AES coprocessor is busy performing the DEA functions issued by the CPU"
[all …]
/freebsd/lib/libpmc/pmu-events/arch/s390/cf_z196/
H A Dcrypto.json6 "PublicDescription": "Total number of the PRNG functions issued by the CPU"
12 …ber of CPU cycles when the DEA/AES coprocessor is busy performing PRNG functions issued by the CPU"
18 … PRNG functions that are issued by the CPU and are blocked because the DEA/AES coprocessor is busy…
24 …s blocked for the PRNG functions issued by the CPU because the DEA/AES coprocessor is busy perform…
30 "PublicDescription": "Total number of SHA functions issued by the CPU"
36 …mber of CPU cycles when the SHA coprocessor is busy performing the SHA functions issued by the CPU"
42 …the SHA functions that are issued by the CPU and are blocked because the SHA coprocessor is busy p…
48 …cles blocked for the SHA functions issued by the CPU because the SHA coprocessor is busy performin…
54 "PublicDescription": "Total number of the DEA functions issued by the CPU"
60 … of CPU cycles when the DEA/AES coprocessor is busy performing the DEA functions issued by the CPU"
[all …]
/freebsd/lib/libpmc/pmu-events/arch/s390/cf_zec12/
H A Dcrypto.json6 "PublicDescription": "Total number of the PRNG functions issued by the CPU"
12 …ber of CPU cycles when the DEA/AES coprocessor is busy performing PRNG functions issued by the CPU"
18 … PRNG functions that are issued by the CPU and are blocked because the DEA/AES coprocessor is busy…
24 …s blocked for the PRNG functions issued by the CPU because the DEA/AES coprocessor is busy perform…
30 "PublicDescription": "Total number of SHA functions issued by the CPU"
36 …mber of CPU cycles when the SHA coprocessor is busy performing the SHA functions issued by the CPU"
42 …the SHA functions that are issued by the CPU and are blocked because the SHA coprocessor is busy p…
48 …cles blocked for the SHA functions issued by the CPU because the SHA coprocessor is busy performin…
54 "PublicDescription": "Total number of the DEA functions issued by the CPU"
60 … of CPU cycles when the DEA/AES coprocessor is busy performing the DEA functions issued by the CPU"
[all …]
/freebsd/sys/contrib/openzfs/man/man8/
H A Dzpool-events.880 Issued when a checksum error has been detected.
82 Issued when there is an I/O error in a vdev in the pool.
84 Issued when there have been data errors in the pool.
86 Issued when an I/O request is determined to be "hung", this can be caused
94 Issued when a completed I/O request exceeds the maximum allowed time
103 Issued when there was a checksum verify error after a Direct I/O read has been
104 issued.
106 Issued when there was a checksum verify error after a Direct I/O write has been
107 issued.
117 Issued every time a vdev change have been done to the pool.
[all …]
/freebsd/lib/libpmc/pmu-events/arch/arm64/arm/cortex-a510/
H A Dpipeline.json21 …"PublicDescription": "No operation issued due to the frontend, cache miss. This event counts every…
24 …"BriefDescription": "No operation issued due to the frontend, cache miss. This event counts every …
27 …"PublicDescription": "No operation issued due to the frontend, TLB miss. This event counts every c…
30 …"BriefDescription": "No operation issued due to the frontend, TLB miss. This event counts every cy…
33 "PublicDescription": "No operation issued due to the frontend, pre-decode error",
36 "BriefDescription": "No operation issued due to the frontend, pre-decode error"
39 …"PublicDescription": "No operation issued due to the backend interlock. This event counts every cy…
42 …"BriefDescription": "No operation issued due to the backend interlock. This event counts every cyc…
45 …"PublicDescription": "No operation issued due to the backend, address interlock. This event counts…
48 …"BriefDescription": "No operation issued due to the backend, address interlock. This event counts …
[all …]
/freebsd/lib/libpmc/pmu-events/arch/arm64/arm/cortex-a55/
H A Dpipeline.json9 …"PublicDescription": "No operation issued due to the frontend, cache miss.This event counts every …
12 …"BriefDescription": "No operation issued due to the frontend, cache miss.This event counts every c…
15 …"PublicDescription": "No operation issued due to the frontend, TLB miss.This event counts every cy…
18 …"BriefDescription": "No operation issued due to the frontend, TLB miss.This event counts every cyc…
21 …"PublicDescription": "No operation issued due to the frontend, pre-decode error.This event counts …
24 …"BriefDescription": "No operation issued due to the frontend, pre-decode error.This event counts e…
27 …"PublicDescription": "No operation issued due to the backend interlock.This event counts every cyc…
30 …"BriefDescription": "No operation issued due to the backend interlock.This event counts every cycl…
33 …"PublicDescription": "No operation issued due to the backend, interlock, AGU.This event counts eve…
36 …"BriefDescription": "No operation issued due to the backend, interlock, AGU.This event counts ever…
[all …]
/freebsd/lib/libpmc/pmu-events/arch/x86/tremontx/
H A Duncore-memory.json81 …r of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page …
86 "BriefDescription": "All DRAM CAS commands issued",
92 "PublicDescription": "Counts the total number of DRAM CAS commands issued on this channel.",
97 "BriefDescription": "Number of DRAM Refreshes Issued",
103 … "PublicDescription": "Number of DRAM Refreshes Issued : Counts the number of refreshes issued.",
108 "BriefDescription": "Number of DRAM Refreshes Issued",
114 … "PublicDescription": "Number of DRAM Refreshes Issued : Counts the number of refreshes issued.",
119 "BriefDescription": "Number of DRAM Refreshes Issued",
125 … "PublicDescription": "Number of DRAM Refreshes Issued : Counts the number of refreshes issued.",
168 … from the HA to the iMC. They deallocate after the CAS command has been issued to memory. This i…
[all …]
H A Duncore-other.json307 "BriefDescription": "Normal priority reads issued to the memory controller from the CHA",
313 …"PublicDescription": "Counts when a normal (Non-Isochronous) read is issued to any of the memory c…
318 "BriefDescription": "CHA to iMC Full Line Writes Issued : Full Line Non-ISOCH",
324 …"PublicDescription": "Counts when a normal (Non-Isochronous) full line write is issued from the CH…
397 "BriefDescription": "TOR Inserts : CLFlushes issued by iA Cores",
403 …"PublicDescription": "TOR Inserts : CLFlushes issued by iA Cores : Counts the number of entries su…
409 "BriefDescription": "TOR Inserts : CRDs issued by iA Cores",
415 …"PublicDescription": "TOR Inserts : CRDs issued by iA Cores : Counts the number of entries success…
421 "BriefDescription": "TOR Inserts : DRd_Opts issued by iA Cores",
427 …"PublicDescription": "TOR Inserts : DRd_Opts issued by iA Cores : Counts the number of entries suc…
[all …]
/freebsd/lib/libpmc/pmu-events/arch/x86/skylakex/
H A Duncore-memory.json93 …o a write request to the iMC (Memory Controller). Activate commands are issued to open up a page …
98 "BriefDescription": "All DRAM CAS Commands issued",
103 …ounts all CAS (Column Address Select) commands issued to DRAM per memory channel. CAS commands ar…
108 "BriefDescription": "All DRAM Read CAS Commands issued (does not include underfills)",
113 …(Column Access Select) regular read commands issued to DRAM on a per channel basis. CAS commands …
118 "BriefDescription": "DRAM Underfill Read CAS Commands issued",
123 … Select) underfill read commands issued to DRAM due to a partial write, on a per channel basis. C…
133 …"PublicDescription": "Counts the total number or DRAM Write CAS commands issued on this channel wh…
143 … read CAS command has been issued to DRAM. This event counts both Isochronous and non-Isochronous…
152 …the CHA to the iMC. They deallocate from the RPQ after the CAS command has been issued to memory.",
[all …]
/freebsd/lib/libpmc/
H A Dpmc.corei7uc.3608 that has already been issued to the QMC.
615 already been issued to the QMC.
622 already been issued to the QMC.
629 already been issued to the QMC.
751 Counts number of DRAM Channel 0 open commands issued either for read or write.
755 Counts number of DRAM Channel 1 open commands issued either for read or write.
759 Counts number of DRAM Channel 2 open commands issued either for read or write.
763 DRAM channel 0 command issued to CLOSE a page due to page idle timer
768 DRAM channel 1 command issued to CLOSE a page due to page idle timer
773 DRAM channel 2 command issued to CLOSE a page due to page idle timer
[all …]
H A Dpmc.westmereuc.3640 that has already been issued to the QMC.
648 already been issued to the QMC.
655 already been issued to the QMC.
662 been issued to the QMC.
872 Counts number of DRAM Channel 0 open commands issued either for read or write.
876 Counts number of DRAM Channel 1 open commands issued either for read or write.
880 Counts number of DRAM Channel 2 open commands issued either for read or write.
884 DRAM channel 0 command issued to CLOSE a page due to page idle timer expiration.
888 DRAM channel 1 command issued to CLOSE a page due to page idle timer expiration.
892 DRAM channel 2 command issued to CLOSE a page due to page idle timer expiration.
[all …]
/freebsd/lib/libpmc/pmu-events/arch/x86/cascadelakex/
H A Duncore-memory.json200 …o a write request to the iMC (Memory Controller). Activate commands are issued to open up a page …
205 "BriefDescription": "All DRAM CAS Commands issued",
210 …ounts all CAS (Column Address Select) commands issued to DRAM per memory channel. CAS commands ar…
215 "BriefDescription": "All DRAM Read CAS Commands issued (does not include underfills)",
220 …(Column Access Select) regular read commands issued to DRAM on a per channel basis. CAS commands …
225 "BriefDescription": "DRAM Underfill Read CAS Commands issued",
230 … Select) underfill read commands issued to DRAM due to a partial write, on a per channel basis. C…
240 …"PublicDescription": "Counts the total number or DRAM Write CAS commands issued on this channel wh…
300 … read CAS command has been issued to DRAM. This event counts both Isochronous and non-Isochronous…
309 …the CHA to the iMC. They deallocate from the RPQ after the CAS command has been issued to memory.",
[all …]
/freebsd/lib/libpmc/pmu-events/arch/x86/icelakex/
H A Duncore-other.json71 "BriefDescription": "Normal priority reads issued to the memory controller from the CHA",
81 "BriefDescription": "CHA to iMC Full Line Writes Issued : Full Line Non-ISOCH",
173 "BriefDescription": "TOR Inserts : CRds issued by iA Cores that Hit the LLC",
184 "BriefDescription": "TOR Inserts : DRds issued by iA Cores that Hit the LLC",
195 "BriefDescription": "TOR Inserts : LLCPrefRFO issued by iA Cores that hit the LLC",
206 "BriefDescription": "TOR Inserts : RFOs issued by iA Cores that Hit the LLC",
228 "BriefDescription": "TOR Inserts : CRds issued by iA Cores that Missed the LLC",
239 "BriefDescription": "TOR Inserts : DRds issued by iA Cores that Missed the LLC",
250 "BriefDescription": "TOR Inserts : LLCPrefRFO issued by iA Cores that missed the LLC",
261 "BriefDescription": "TOR Inserts : RFOs issued by iA Cores that Missed the LLC",
[all …]
/freebsd/crypto/openssl/test/
H A Dpkits-test.pl102 [ "4.5", "Verifying Paths with Self-Issued Certificates" ],
103 [ "4.5.1", "Valid Basic Self-Issued Old With New Test1", 0 ],
104 [ "4.5.2", "Invalid Basic Self-Issued Old With New Test2", 23 ],
105 [ "4.5.3", "Valid Basic Self-Issued New With Old Test3", 0 ],
106 [ "4.5.4", "Valid Basic Self-Issued New With Old Test4", 0 ],
107 [ "4.5.5", "Invalid Basic Self-Issued New With Old Test5", 23 ],
108 [ "4.5.6", "Valid Basic Self-Issued CRL Signing Key Test6", 0 ],
109 [ "4.5.7", "Invalid Basic Self-Issued CRL Signing Key Test7", 23 ],
110 [ "4.5.8", "Invalid Basic Self-Issued CRL Signing Key Test8", 20 ],
126 [ "4.6.15", "Valid Self-Issued pathLenConstraint Test15", 0 ],
[all …]
/freebsd/lib/libpmc/pmu-events/arch/arm64/hisilicon/hip08/
H A Dcore-imp-def.json105 …"PublicDescription": "No any micro operation is issued and meanwhile any load operation is not res…
108 …"BriefDescription": "No any micro operation is issued and meanwhile any load operation is not reso…
111 …"PublicDescription": "No any micro operation is issued and meanwhile there is any load operation m…
114 …"BriefDescription": "No any micro operation is issued and meanwhile there is any load operation mi…
117 …"PublicDescription": "No any micro operation is issued and meanwhile there is any load operation m…
120 …"BriefDescription": "No any micro operation is issued and meanwhile there is any load operation mi…
/freebsd/lib/libpmc/pmu-events/arch/x86/ivybridge/
H A Dfloating-point.json54 …tion": "Number of SSE* or AVX-128 FP Computational packed double-precision uops issued this cycle",
59 …ion": "Number of SSE* or AVX-128 FP Computational packed double-precision uops issued this cycle.",
64 …tion": "Number of SSE* or AVX-128 FP Computational packed single-precision uops issued this cycle",
69 …ion": "Number of SSE* or AVX-128 FP Computational packed single-precision uops issued this cycle.",
74 …tion": "Number of SSE* or AVX-128 FP Computational scalar double-precision uops issued this cycle",
84 …tion": "Number of SSE* or AVX-128 FP Computational scalar single-precision uops issued this cycle",
89 …ion": "Number of SSE* or AVX-128 FP Computational scalar single-precision uops issued this cycle.",
150 … "BriefDescription": "number of AVX-256 Computational FP double precision uops issued this cycle",
160 … "BriefDescription": "number of GSSE-256 Computational FP single precision uops issued this cycle",
/freebsd/lib/libpmc/pmu-events/arch/x86/ivytown/
H A Dfloating-point.json54 …tion": "Number of SSE* or AVX-128 FP Computational packed double-precision uops issued this cycle",
59 …ion": "Number of SSE* or AVX-128 FP Computational packed double-precision uops issued this cycle.",
64 …tion": "Number of SSE* or AVX-128 FP Computational packed single-precision uops issued this cycle",
69 …ion": "Number of SSE* or AVX-128 FP Computational packed single-precision uops issued this cycle.",
74 …tion": "Number of SSE* or AVX-128 FP Computational scalar double-precision uops issued this cycle",
84 …tion": "Number of SSE* or AVX-128 FP Computational scalar single-precision uops issued this cycle",
89 …ion": "Number of SSE* or AVX-128 FP Computational scalar single-precision uops issued this cycle.",
150 … "BriefDescription": "number of AVX-256 Computational FP double precision uops issued this cycle",
160 … "BriefDescription": "number of GSSE-256 Computational FP single precision uops issued this cycle",
/freebsd/sys/contrib/openzfs/include/sys/
H A Dzil_impl.h57 * "issued". "zl_lock" must be held when making this transition.
62 * "issued" to "write done", and then from "write done" to "flush done",
67 * transitioning an lwb from "issued" to "done". This allows us to avoid
75 * "issued" to "write_done" and finally "flush_done".
81 * from transitioning that lwb to the "issued" state.
97 * Prior to an lwb being issued to disk via zil_lwb_write_issue(), it
99 * to it being issued, it will only be accessed by the thread that's
100 * holding the "zl_issuer_lock". After the lwb is issued, the zilog's
124 hrtime_t lwb_issued_timestamp; /* when was the lwb issued? */
125 uint64_t lwb_issued_txg; /* the txg when the write is issued */
[all …]
/freebsd/lib/libpmc/pmu-events/arch/x86/sapphirerapids/
H A Duncore-other.json579 …"BriefDescription": "TOR Inserts for DRds issued by iA Cores targeting PMM Mem that Missed the LLC…
590 …"BriefDescription": "TOR Inserts for DRds issued by IA Cores targeting DDR Mem that Missed the LLC…
601 …"BriefDescription": "TOR Occupancy for DRds issued by iA Cores targeting DDR Mem that Missed the L…
611 …"BriefDescription": "TOR Occupancy for DRds issued by iA Cores targeting PMM Mem that Missed the L…
4033 "BriefDescription": "TOR Inserts : DRd PTEs issued by iA Cores that Missed the LLC",
4044 "BriefDescription": "TOR Inserts : DRd PTEs issued by iA Cores that Hit the LLC",
4055 "BriefDescription": "TOR Inserts : DRd PTEs issued by iA Cores",
4066 … "BriefDescription": "TOR Inserts : WBEFtoEs issued by an IA Core. Non Modified Write Backs",
4255 …"BriefDescription": "TOR Inserts : DRds issued by iA Cores targeting PMM Mem that Missed the LLC -…
4266 …"BriefDescription": "TOR Inserts : DRds issued by iA Cores targeting PMM Mem that Missed the LLC -…
[all …]
/freebsd/crypto/openssl/doc/man3/
H A DCT_POLICY_EVAL_CTX_new.pod43 the public key of the log that issued the SCT
47 the certificate that the SCT was issued for
51 the issuer certificate (if the SCT was issued for a pre-certificate)
75 CT_POLICY_EVAL_CTX_set1_cert() to provide the certificate the SCTs were issued for
97 issued in the future. RFC6962 states that "TLS clients MUST reject SCTs whose
114 was issued for a pre-certificate. This will be the case for SCTs embedded in a
/freebsd/secure/lib/libcrypto/man/man3/
H A DCT_POLICY_EVAL_CTX_new.398 the public key of the log that issued the SCT
100 the certificate that the SCT was issued for
102 the issuer certificate (if the SCT was issued for a pre-certificate)
118 \&\fBCT_POLICY_EVAL_CTX_set1_cert()\fR to provide the certificate the SCTs were issued for
134 issued in the future. RFC6962 states that "TLS clients MUST reject SCTs whose
148 was issued for a pre-certificate. This will be the case for SCTs embedded in a
/freebsd/share/man/man4/
H A Dhwpmc.4653 A command issued to the
682 request writing a new value was issued on a PMC that was active.
686 request was issued on a PMC that was active.
723 request to de-configure a log file was issued without a log file
728 request was issued without a log file being configured.
775 request for a process-private PMC was issued for an event that does
794 request was issued for a PMC not attached to the target process.
811 request was issued for an owner process without a log file
835 request was issued for a system-wide PMC that was allocated on a CPU
840 request was issued for PMC capabilities not supported
[all …]
/freebsd/lib/libpmc/pmu-events/arch/x86/jaketown/
H A Dfloating-point.json49 …ion": "Number of SSE* or AVX-128 FP Computational packed double-precision uops issued this cycle.",
58 …ion": "Number of SSE* or AVX-128 FP Computational packed single-precision uops issued this cycle.",
67 …ion": "Number of SSE* or AVX-128 FP Computational scalar double-precision uops issued this cycle.",
76 …ion": "Number of SSE* or AVX-128 FP Computational scalar single-precision uops issued this cycle.",
121 … "BriefDescription": "Number of AVX-256 Computational FP double precision uops issued this cycle.",
130 …"BriefDescription": "Number of GSSE-256 Computational FP single precision uops issued this cycle.",

12345678910>>...33