Searched +full:iproc +full:- +full:i2c (Results 1 – 9 of 9) sorted by relevance
| /freebsd/sys/contrib/device-tree/Bindings/i2c/ |
| H A D | brcm,iproc-i2c.txt | 1 Broadcom iProc I2C controller 5 - compatible: 6 Must be "brcm,iproc-i2c" or "brcm,iproc-nic-i2c" 8 - reg: 9 Define the base and range of the I/O address space that contain the iProc 10 I2C controller registers 12 - clock-frequency: 13 This is the I2C bus clock. Need to be either 100000 or 400000 15 - #address-cells: 16 Always 1 (for I2C addresses) [all …]
|
| H A D | brcm,iproc-i2c.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/i2c/brcm,iproc-i2c.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Broadcom iProc I2C controller 10 - Rafał Miłecki <rafal@milecki.pl> 15 - brcm,iproc-i2c 16 - brcm,iproc-nic-i2c 21 clock-frequency: 26 Should contain the I2C interrupt. For certain revisions of the I2C [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm/broadcom/ |
| H A D | bcm-hr2.dtsi | 33 #include <dt-bindings/interrupt-controller/arm-gic.h> 34 #include <dt-bindings/interrupt-controller/irq.h> 39 interrupt-parent = <&gic>; 40 #address-cells = <1>; 41 #size-cells = <1>; 44 #address-cells = <1>; 45 #size-cell [all...] |
| H A D | bcm-cygnus.dtsi | 33 #include <dt-bindings/interrupt-controller/arm-gic.h> 34 #include <dt-bindings/interrupt-controller/irq.h> 35 #include <dt-bindings/clock/bcm-cygnus.h> 38 #address-cells = <1>; 39 #size-cells = <1>; 42 interrupt-paren [all...] |
| H A D | bcm-nsp.dtsi | 33 #include <dt-bindings/interrupt-controller/arm-gic.h> 34 #include <dt-bindings/interrupt-controller/irq.h> 35 #include <dt-bindings/clock/bcm-nsp.h> 38 #address-cells = <1>; 39 #size-cells = <1>; 42 interrupt-paren [all...] |
| H A D | bcm-ns.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 3 * Copyright 2013-2014 Hauke Mehrtens <hauke@hauke-m.de> 6 #include <dt-bindings/clock/bcm-nsp.h> 7 #include <dt-binding [all...] |
| H A D | bcm5301x.dtsi | 9 #include "bcm-ns.dtsi" 12 mpcore-bus@19000000 { 14 #clock-cells = <0>; 15 compatible = "brcm,nsp-armpll"; 21 compatible = "arm,cortex-a9-twd-wdt"; 30 #address-cells = <1>; 31 #size-cells = <1>; 35 #clock-cell [all...] |
| /freebsd/sys/contrib/device-tree/src/arm64/broadcom/stingray/ |
| H A D | stingray.dtsi | 4 * Copyright(c) 2015-2017 Broadcom. All rights reserved. 33 #include <dt-bindings/interrupt-controller/arm-gic.h> 37 interrupt-parent = <&gic>; 38 #address-cells = <2>; 39 #size-cells = <2>; 42 #address-cells = <2>; 43 #size-cells = <0>; 47 compatible = "arm,cortex-a72"; 49 enable-method = "psci"; 50 next-level-cache = <&CLUSTER0_L2>; [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/broadcom/northstar2/ |
| H A D | ns2.dtsi | 35 #include <dt-bindings/interrupt-controller/arm-gic.h> 36 #include <dt-bindings/clock/bcm-ns2.h> 40 interrupt-parent = <&gic>; 41 #address-cells = <2>; 42 #size-cells = <2>; 45 #address-cells = <2>; 46 #size-cells = <0>; 50 compatible = "arm,cortex-a57"; 52 enable-method = "psci"; 53 next-level-cache = <&CLUSTER0_L2>; [all …]
|