/linux/tools/perf/pmu-events/arch/s390/cf_z13/ |
H A D | extended.json | 112 …tory where the returned cache line was sourced from an On-Chip Level-3 cache without intervention." 118 "BriefDescription": "L1D On-Chip L3 Sourced Writes with Intervention", 119 …rectory where the returned cache line was sourced from an On-Chip Level-3 cache with intervention." 132 "BriefDescription": "L1D On-Node L3 Sourced Writes with Intervention", 133 …rectory where the returned cache line was sourced from an On-Node Level-3 cache with intervention." 140 …tory where the returned cache line was sourced from an On-Node Level-3 cache without intervention." 153 "BriefDescription": "L1D On-Drawer L3 Sourced Writes with Intervention", 154 …ctory where the returned cache line was sourced from an On-Drawer Level-3 cache with intervention." 161 …ry where the returned cache line was sourced from an On-Drawer Level-3 cache without intervention." 174 "BriefDescription": "L1D Off-Drawer Same-Column L3 Sourced Writes with Intervention", [all …]
|
/linux/tools/perf/pmu-events/arch/s390/cf_z14/ |
H A D | extended.json | 112 …tory where the returned cache line was sourced from an On-Chip Level-3 cache without intervention." 125 "BriefDescription": "L1D On-Chip L3 Sourced Writes with Intervention", 126 …rectory where the returned cache line was sourced from an On-Chip Level-3 cache with intervention." 133 …tory where the returned cache line was sourced from On-Cluster Level-3 cache without intervention." 146 "BriefDescription": "L1D On-Cluster L3 Sourced Writes with Intervention", 147 …tory where the returned cache line was sourced from an On-Cluster Level-3 cache with intervention." 154 … where the returned cache line was sourced from an Off-Cluster Level-3 cache without intervention." 167 "BriefDescription": "L1D Off-Cluster L3 Sourced Writes with Intervention", 168 …ory where the returned cache line was sourced from an Off-Cluster Level-3 cache with intervention." 175 …y where the returned cache line was sourced from an Off-Drawer Level-3 cache without intervention." [all …]
|
/linux/tools/perf/pmu-events/arch/s390/cf_zec12/ |
H A D | extended.json | 105 …tory where the returned cache line was sourced from an On Chip Level-3 cache without intervention." 112 …e the returned cache line was sourced from an Off Chip/On Book Level-3 cache without intervention." 119 …ory where the returned cache line was sourced from an Off Book Level-3 cache without intervention." 146 "BriefDescription": "L1D On-Chip L3 Sourced Writes with Intervention", 147 …irectory where the returned cache line was sourced from a On Chip Level-3 cache with intervention." 153 "BriefDescription": "L1D Off-Chip L3 Sourced Writes with Intervention", 154 …here the returned cache line was sourced from an Off Chip/On Book Level-3 cache with intervention." 160 "BriefDescription": "L1D Off-Book L3 Sourced Writes with Intervention", 161 …ectory where the returned cache line was sourced from an Off Book Level-3 cache with intervention." 168 …tory where the returned cache line was sourced from an On Chip Level-3 cache without intervention." [all …]
|
/linux/tools/perf/pmu-events/arch/s390/cf_z15/ |
H A D | extended.json | 112 …tory where the returned cache line was sourced from an On-Chip Level-3 cache without intervention." 125 "BriefDescription": "L1D On-Chip L3 Sourced Writes with Intervention", 126 …rectory where the returned cache line was sourced from an On-Chip Level-3 cache with intervention." 133 …tory where the returned cache line was sourced from On-Cluster Level-3 cache without intervention." 146 "BriefDescription": "L1D On-Cluster L3 Sourced Writes with Intervention", 147 …tory where the returned cache line was sourced from an On-Cluster Level-3 cache with intervention." 154 … where the returned cache line was sourced from an Off-Cluster Level-3 cache without intervention." 167 "BriefDescription": "L1D Off-Cluster L3 Sourced Writes with Intervention", 168 …ory where the returned cache line was sourced from an Off-Cluster Level-3 cache with intervention." 175 …y where the returned cache line was sourced from an Off-Drawer Level-3 cache without intervention." [all …]
|
/linux/tools/perf/pmu-events/arch/s390/cf_z16/ |
H A D | extended.json | 104 "BriefDescription": "Directory Write Level 1 Data Cache from L2-Cache with Intervention", 105 …ory where the returned cache line was sourced from the requestors Level-2 cache with intervention." 132 "BriefDescription": "Directory Write Level 1 Data Cache from On-Chip L2-Cache with Intervention", 133 …rectory where the returned cache line was sourced from an On-Chip Level-2 cache with intervention." 202 …rectory Write Level 1 Instruction and Data Cache from On-Module Memory L2-Cache with Intervention", 203 …ctory where the returned cache line was sourced from an On-Module Level-2 cache with intervention." 223 …n": "Directory Write Level 1 Instruction and Data Cache from On-Drawer L2-Cache with Intervention", 224 …ctory where the returned cache line was sourced from an On-Drawer Level-2 cache with intervention." 244 …": "Directory Write Level 1 Instruction and Data Cache from Off-Drawer L2-Cache with Intervention", 245 …tory where the returned cache line was sourced from an Off-Drawer Level-2 cache with intervention." [all …]
|
/linux/tools/perf/pmu-events/arch/s390/cf_z17/ |
H A D | extended.json | 104 "BriefDescription": "Directory Write Level 1 Data Cache from L2-Cache with Intervention", 105 …ory where the returned cache line was sourced from the requestors Level-2 cache with intervention." 132 "BriefDescription": "Directory Write Level 1 Data Cache from On-Chip L2-Cache with Intervention", 133 …rectory where the returned cache line was sourced from an On-Chip Level-2 cache with intervention." 202 …rectory Write Level 1 Instruction and Data Cache from On-Module Memory L2-Cache with Intervention", 203 …ctory where the returned cache line was sourced from an On-Module Level-2 cache with intervention." 223 …n": "Directory Write Level 1 Instruction and Data Cache from On-Drawer L2-Cache with Intervention", 224 …ctory where the returned cache line was sourced from an On-Drawer Level-2 cache with intervention." 244 …": "Directory Write Level 1 Instruction and Data Cache from Off-Drawer L2-Cache with Intervention", 245 …tory where the returned cache line was sourced from an Off-Drawer Level-2 cache with intervention." [all …]
|
/linux/sound/soc/qcom/qdsp6/ |
H A D | q6dsp-errno.h | 37 /* Operation requests intervention to complete. */ 39 /* Operation requests immediate intervention to complete. */
|
/linux/tools/perf/pmu-events/arch/powerpc/power8/ |
H A D | marked.json | 323 "BriefDescription": "Combined Intervention event", 563 "BriefDescription": "Sampled Read got a T intervention", 713 "BriefDescription": "marked store finished with intervention", 714 "PublicDescription": "marked store complete (data home) with intervention"
|
/linux/Documentation/locking/ |
H A D | robust-futex-ABI.rst | 13 are taken and dropped, without kernel intervention. The only additional 14 kernel intervention required for robust_futexes above and beyond what is
|
/linux/Documentation/devicetree/bindings/dma/ |
H A D | nvidia,tegra20-apbdma.yaml | 13 CPU intervention.
|
/linux/Documentation/hwmon/ |
H A D | adt7462.rst | 31 response to the measured temperatures without further host intervention. This
|
H A D | adt7470.rst | 31 response to the measured temperatures with further host intervention. This
|
H A D | adt7475.rst | 66 response to the measured temperatures without further host intervention.
|
/linux/Documentation/virt/kvm/ |
H A D | ppc-pv.rst | 127 The MSR contains bits that require hypervisor intervention and bits that do 128 not require direct hypervisor intervention because they only get interpreted
|
/linux/Documentation/PCI/ |
H A D | pcieaer-howto.rst | 124 intervention or any loss of data. These errors are detected and 176 software intervention or any loss of data. These errors do not
|
/linux/Documentation/scsi/ |
H A D | lpfc.rst | 40 device would be taken offline. Manual intervention would be required to
|
/linux/tools/perf/pmu-events/arch/powerpc/power9/ |
H A D | pmc.json | 15 "BriefDescription": "Combined Intervention event"
|
/linux/tools/perf/pmu-events/arch/x86/broadwellx/ |
H A D | floating-point.json | 121 …d. Counting includes only cases involving penalties that required micro-code assist intervention.", 130 …alid. Counting covers only cases involving penalties that require micro-code assist intervention.",
|
/linux/drivers/scsi/device_handler/ |
H A D | scsi_dh_emc.c | 123 * LUN Not Ready - Manual Intervention Required in trespass_endio() 293 * LUN Not Ready - Manual Intervention Required in clariion_check_sense()
|
H A D | scsi_dh_hp_sw.c | 137 * LUN not ready - manual intervention required in hp_sw_start_stop()
|
/linux/tools/perf/pmu-events/arch/x86/broadwellde/ |
H A D | floating-point.json | 121 …d. Counting includes only cases involving penalties that required micro-code assist intervention.", 130 …alid. Counting covers only cases involving penalties that require micro-code assist intervention.",
|
/linux/tools/perf/pmu-events/arch/x86/broadwell/ |
H A D | floating-point.json | 121 …d. Counting includes only cases involving penalties that required micro-code assist intervention.", 130 …alid. Counting covers only cases involving penalties that require micro-code assist intervention.",
|
/linux/Documentation/admin-guide/nfs/ |
H A D | nfs-client.rst | 31 Without any other intervention, the Linux client uses a string that contains
|
/linux/Documentation/virt/kvm/s390/ |
H A D | s390-pv.rst | 61 intervention was requested and those are now enabled.
|
/linux/Documentation/arch/arm/ |
H A D | kernel_mode_neon.rst | 22 exception like the normal register file is, so some manual intervention is
|