Home
last modified time | relevance | path

Searched full:iatu (Results 1 – 13 of 13) sorted by relevance

/linux/Documentation/devicetree/bindings/pci/
H A Dsnps,dw-pcie-ep.yaml33 normal controller functioning. iATU memory IO region is also required
47 with all spaces. Note iATU/eDMA CSRs are indirectly accessible
68 iATU/eDMA registers common for all device functions. It's an
73 set of viewport CSRs mapped into the PL space. Note iATU is
92 Outbound iATU-capable memory-region which will be used to
H A Dsnps,dw-pcie-common.yaml27 iATU/eDMA registers. The particular sub-space is selected by the
232 auto-detected based on the iATU memory writability. So there is no
242 on the iATU memory writability. There is no point having a dedicated
259 configuration space registers, Port Logic registers, DMA and iATU
H A Dbaikal,bt1-pcie.yaml18 performed by software. There four in- and four outbound iATU regions
30 DBI, DBI2 and at least 4KB outbound iATU-capable region for the
H A Dnvidia,tegra194-pcie-ep.yaml35 - description: iATU and DMA registers. This is where the iATU (internal
H A Dnvidia,tegra194-pcie.yaml34 - description: iATU and DMA registers. This is where the iATU (internal
H A Drockchip-dw-pcie-ep.yaml33 - description: Internal Address Translation Unit (iATU) registers
/linux/drivers/accel/habanalabs/common/pci/
H A Dpci.c206 * hl_pci_iatu_write() - iatu write routine.
241 * Configure the iATU inbound region.
304 * Configure the iATU outbound region 0.
404 /* Driver must sleep in order for FW to finish the iATU configuration */ in hl_pci_init()
/linux/include/linux/dma/
H A Dedma.h40 * iATU windows. That will be done by the controller
/linux/include/linux/habanalabs/
H A Dhl_boot_if.h283 * CPU_BOOT_DEV_STS0_FW_IATU_CONF_EN FW iATU configuration is enabled.
284 * This bit if set, means the iATU has been
/linux/drivers/accel/habanalabs/goya/
H A Dgoya.c551 * goya_init_iatu - Initialize the iATU unit inside the PCI controller
555 * This is needed in case the firmware doesn't initialize the iATU
655 /* Check whether FW is configuring iATU */ in goya_early_init()
2744 * iATU to point to the start address of the MMU page tables in goya_hw_init()
/linux/drivers/accel/habanalabs/common/
H A Dhabanalabs.h685 * @iatu_done_by_fw: true if iATU configuration is being done by FW.
1586 * @init_iatu: Initialize the iATU unit inside the PCI controller.
/linux/drivers/accel/habanalabs/gaudi/
H A Dgaudi.c855 /* Check whether FW is configuring iATU */ in gaudi_early_init()
3922 /* If iATU is done by FW, the HBM bar ALWAYS points to DRAM_PHYS_BASE. in gaudi_hw_init()
/linux/drivers/accel/habanalabs/gaudi2/
H A Dgaudi2.c3136 * Only in pldm driver config iATU in gaudi2_early_init()
6142 /* If iATU is done by FW, the HBM bar ALWAYS points to DRAM_PHYS_BASE. in gaudi2_hw_init()