Home
last modified time | relevance | path

Searched +full:hot +full:- +full:plug (Results 1 – 25 of 177) sorted by relevance

12345678

/linux/drivers/platform/surface/
H A Dsurface_hotplug.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Surface Book (2 and later) hot-plug driver.
5 * Surface Book devices (can) have a hot-pluggable discrete GPU (dGPU). This
6 * driver is responsible for out-of-band hot-plug event signaling on these
7 * devices. It is specifically required when the hot-plug device is in D3cold
8 * and can thus not generate PCIe hot-plug events itself.
11 * device-check notifications to be picked up by the PCIe hot-plug driver.
13 * Copyright (C) 2019-2022 Maximilian Luz <luzmaximilian@gmail.com>
32 { "base_presence-int-gpio", &shps_base_presence_int, 1 },
33 { "base_presence-gpio", &shps_base_presence, 1 },
[all …]
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
3 # Microsoft Surface Platform-Specific Drivers
7 bool "Microsoft Surface Platform-Specific Device Drivers"
11 Say Y here to get to see options for platform-specific device drivers
29 be called surface3-wmi.
47 on 5th- and 6th-generation Microsoft Surface devices (including
55 thermal sensor access, and real-time clock information, depending on
59 tristate "Surface System Aggregator Module User-Space Interface"
62 Provides a misc-device interface to the Surface System Aggregator
67 the SSAM controller. Said client device manages a misc-device
[all …]
/linux/Documentation/admin-guide/mm/
H A Dmemory-hotplug.rst2 Memory Hot(Un)Plug
5 This document describes generic Linux support for memory hot(un)plug with
13 Memory hot(un)plug allows for increasing and decreasing the size of physical
18 Memory hot(un)plug is used for various purposes:
20 - The physical memory available to a machine can be adjusted at runtime, up- o
[all...]
/linux/drivers/staging/sm750fb/
H A Dddk750_sii164.h1 /* SPDX-License-Identifier: GPL-2.0 */
7 /* Hot Plug detection mode structure */
9 SII164_HOTPLUG_DISABLE = 0, /* Disable Hot Plug output bit
15 SII164_HOTPLUG_USE_HTPLG /* Use Hot Plug detect bit. */
110 /* Hot Plug detect Input (HTPLG) */
139 /* De-skewing Enable bit (DKEN) */
143 /* De-skewing Setting (DK[3:1])*/
H A Dddk750_sii164.c1 // SPDX-License-Identifier: GPL-2.0
79 * edge_select - Edge Select:
84 * bus_select - Input Bus Select:
85 * 0 = Input data bus is 12-bits wide
86 * 1 = Input data bus is 24-bits wide
87 * dual_edge_clk_select - Dual Edge Clock Select
90 * hsync_enable - Horizontal Sync Enable:
93 * vsync_enable - Vertical Sync Enable:
96 * deskew_enable - De-skewing Enable:
97 * 0 = De-skew disabled
[all …]
/linux/drivers/gpu/drm/
H A Ddrm_bridge.c17 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
25 #include <linux/media-bus-format.h>
50 * [ CRTC ---> ] Encoder ---> Bridge A ---> Bridge B
88 * drm_atomic_helper_commit_modeset_disables() (either directly in hand-rolled
89 * commit check and commit tail handlers, or through the higher-level
98 * connector-related operations exposed by the bridge (see the overview
110 * - The upstream driver doesn't use the component framework and isn't a
111 * MIPI-DSI host. In this case, the bridge driver will probe at some
115 * - The upstream driver doesn't use the component framework, but is a
116 * MIPI-DSI host. The bridge device uses the MIPI-DCS commands to be
[all …]
/linux/Documentation/driver-api/
H A Dvfio-mediated-device.rst1 .. SPDX-License-Identifier: GPL-2.0-only
17 The number of use cases for virtualizing DMA devices that do not have built-in
25 an IOMMU/device-agnostic framework for exposing direct device access to user
26 space in a secure, IOMMU-protected environment. This framework is used for
44 The following high-level block diagram shows the main components and interfaces
48 +---------------+
50 | +-----------+ | mdev_register_driver() +--------------+
51 | | | +<------------------------+ |
53 | | bus | +------------------------>+ vfio_mdev.ko |<-> VFIO user
55 | | | | +--------------+
[all …]
/linux/drivers/gpu/drm/amd/include/ivsrcid/dcn/
H A Dirqsrcs_dcn_1_0.h156 #define DCN_1_0__SRCID__DC_HPD1_INT 9 // Hot Plug Detection 1 DC_HPD1_INTERRUPT DIS…
159 #define DCN_1_0__SRCID__DC_HPD2_INT 9 // Hot Plug Detection 2 DC_HPD2_INTERRUPT DIS…
162 #define DCN_1_0__SRCID__DC_HPD3_INT 9 // Hot Plug Detection 3 DC_HPD3_INTERRUPT DIS…
165 #define DCN_1_0__SRCID__DC_HPD4_INT 9 // Hot Plug Detection 4 DC_HPD4_INTERRUPT DIS…
168 #define DCN_1_0__SRCID__DC_HPD5_INT 9 // Hot Plug Detection 5 DC_HPD5_INTERRUPT DIS…
171 #define DCN_1_0__SRCID__DC_HPD6_INT 9 // Hot Plug Detection 6 DC_HPD6_INTERRUPT DIS…
174 #define DCN_1_0__SRCID__DC_HPD1_RX_INT 9 // Hot Plug Detection RX interrupt 1 DC_HPD1_R…
177 #define DCN_1_0__SRCID__DC_HPD2_RX_INT 9 // Hot Plug Detection RX interrupt 2 DC_HPD2_R…
180 #define DCN_1_0__SRCID__DC_HPD3_RX_INT 9 // Hot Plug Detection RX interrupt 3 DC_HPD3_R…
183 #define DCN_1_0__SRCID__DC_HPD4_RX_INT 9 // Hot Plug Detection RX interrupt 4 DC_HPD4_R…
[all …]
/linux/include/drm/
H A Ddrm_bridge.h49 * enum drm_bridge_attach_flags - Flags for &drm_bridge_funcs.attach
60 * struct drm_bridge_funcs - drm_bridge control functions
111 * to look at anything else but the passed-in mode, and validate it
112 * against configuration-invariant hardware constraints. Any further
370 * non-NULL).
529 * DRM_BRIDGE_OP_DETECT flag in their &drm_bridge->ops.
543 * The @get_modes callback is mostly intended to support non-probeable
546 * &drm_bridge_funcs->edid_read callback instead.
549 * DRM_BRIDGE_OP_MODES flag in their &drm_bridge->ops.
577 * DRM_BRIDGE_OP_EDID flag in their &drm_bridge->ops.
[all …]
/linux/drivers/pci/hotplug/
H A Dshpchp_sysfs.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Compaq Hot Plug Controller Driver
6 * Copyright (c) 2001,2003 Greg Kroah-Hartman (greg@kroah.com)
22 /* A few routines that create sysfs entries for the hot plug controller */
33 bus = pdev->subordinate; in show_ctrl()
37 if (res && (res->flags & IORESOURCE_MEM) && in show_ctrl()
38 !(res->flags & IORESOURCE_PREFETCH)) { in show_ctrl()
41 (unsigned long long)res->start, in show_ctrl()
47 if (res && (res->flags & IORESOURCE_MEM) && in show_ctrl()
48 (res->flags & IORESOURCE_PREFETCH)) { in show_ctrl()
[all …]
H A Dshpchp_core.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Standard Hot Plug Controller Driver
6 * Copyright (C) 2001 Greg Kroah-Hartman (greg@kroah.com)
8 * Copyright (C) 2003-2004 Intel Corporation
30 #define DRIVER_AUTHOR "Dan Zink <dan.zink@compaq.com>, Greg Kroah-Hartman <greg@kroah.com>, Dely Sy…
31 #define DRIVER_DESC "Standard Hot Plug PCI Controller Driver"
40 MODULE_PARM_DESC(shpchp_poll_mode, "Using polling mechanism for hot-plug events or not");
71 for (i = 0; i < ctrl->num_slots; i++) { in init_slots()
74 retval = -ENOMEM; in init_slots()
78 hotplug_slot = &slot->hotplug_slot; in init_slots()
[all …]
H A Dcpqphp_nvram.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Compaq Hot Plug Controller Driver
6 * Copyright (C) 2001 Greg Kroah-Hartman (greg@kroah.com)
92 * greg k-h
128 * returns 0 for non-Compaq ROM, 1 for Compaq ROM
149 dbg("%s - returned %d\n", __func__, result); in check_for_compaq_ROM()
161 return -ENODEV; in access_EV()
184 * Read the hot plug Resource Table from NVRAM
194 return -ENODEV; in load_HRT()
219 * Save the hot plug Resource Table in NVRAM
[all …]
H A Dcpqphp_core.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Compaq Hot Plug Controller Driver
6 * Copyright (C) 2001 Greg Kroah-Hartman <greg@kroah.com>
13 * Jan 12, 2003 - Added 66/100/133MHz PCI-X support,
51 #define DRIVER_AUTHOR "Dan Zink <dan.zink@compaq.com>, Greg Kroah-Hartman <greg@kroah.com>"
52 #define DRIVER_DESC "Compaq Hot Plug PCI Controller Driver"
68 return (readb(slot->p_sm_slot + SMBIOS_SLOT_WIDTH) == 0x06) ? 1 : 0; in is_slot64bit()
73 return (readb(slot->p_sm_slot + SMBIOS_SLOT_TYPE) == 0x0E) ? 1 : 0; in is_slot66mhz()
77 * detect_SMBIOS_pointer - find the System Management BIOS Table in mem region.
90 endp = (end - sizeof(u32) + 1); in detect_SMBIOS_pointer()
[all …]
H A Dshpchp_pci.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Standard Hot Plug Controller Driver
6 * Copyright (C) 2001 Greg Kroah-Hartman (greg@kroah.com)
8 * Copyright (C) 2003-2004 Intel Corporation
26 struct controller *ctrl = p_slot->ctrl; in shpchp_configure_device()
27 struct pci_dev *bridge = ctrl->pci_dev; in shpchp_configure_device()
28 struct pci_bus *parent = bridge->subordinate; in shpchp_configure_device()
33 dev = pci_get_slot(parent, PCI_DEVFN(p_slot->device, 0)); in shpchp_configure_device()
35 ctrl_err(ctrl, "Device %s already exists at %04x:%02x:%02x, cannot hot-add\n", in shpchp_configure_device()
37 p_slot->bus, p_slot->device); in shpchp_configure_device()
[all …]
H A Dibmphp_ebda.c1 // SPDX-License-Identifier: GPL-2.0+
3 * IBM Hot Plug Controller Driver
7 * Copyright (C) 2001,2003 Greg Kroah-Hartman (greg@kroah.com)
8 * Copyright (C) 2001-2003 IBM Corp.
26 * POST builds data blocks(in this data block definition, a char-1
27 * byte, short(or word)-2 byte, long(dword)-4 byte) in the Extended
28 * BIOS Data Area which describe the configuration of the hot-plug
29 * controllers and resources used by the PCI Hot-Plug devices.
33 * already assigned by POST, as well as linked lists about hot plug
76 controller->slots = slots; in alloc_ebda_hpc()
[all …]
H A Dcpqphp_nvram.h1 /* SPDX-License-Identifier: GPL-2.0+ */
3 * Compaq Hot Plug Controller Driver
6 * Copyright (C) 2001 Greg Kroah-Hartman (greg@kroah.com)
H A Dcpqphp.h1 /* SPDX-License-Identifier: GPL-2.0+ */
3 * Compaq Hot Plug Controller Driver
6 * Copyright (C) 2001 Greg Kroah-Hartman (greg@kroah.com)
304 u8 pcix_speed_capability; /* PCI-X */
305 u8 pcix_support; /* PCI-X */
382 #define msg_HPC_rev_error "Unsupported revision of the PCI hot plug controller found.\n"
383 #define msg_HPC_non_compaq_or_intel "The PCI hot plug controller is not supported by this driver.\n"
385 #define msg_unable_to_save "unable to store PCI hot plug add resource information. This system must…
386 #define msg_button_on "PCI slot #%d - powering on due to button press.\n"
387 #define msg_button_off "PCI slot #%d - powering off due to button press.\n"
[all …]
/linux/Documentation/PCI/
H A Dacpi-info.rst1 .. SPDX-License-Identifier: GPL-2.0
39 If the OS is expected to manage a non-discoverable device described via
50 These are all device-specific, non-architected things, so the only way a
52 the device-specific details. The host bridge registers also include ECAM
66 bridge registers (including ECAM space) in PNP0C02 catch-all devices [6].
67 With the exception of ECAM, the bridge register space is device-specific
78 PNP0C02 "motherboard" devices are basically a catch-all. There's no
89 the address space is device-specific. An ACPI OS learns the base address
92 The MCFG table must describe the ECAM space of non-hot pluggable host
95 hot-pluggable host bridge [9]. Note that for both MCFG and _CBA, the base
[all …]
/linux/mm/
H A Dswap_slots.c1 // SPDX-License-Identifier: GPL-2.0
65 /* Must not be called with cpu hot plug lock */ in reactivate_swap_slots_cache()
124 return -ENOMEM; in alloc_swap_slot_cache()
128 if (cache->slots) { in alloc_swap_slot_cache()
137 if (!cache->lock_initialized) { in alloc_swap_slot_cache()
138 mutex_init(&cache->alloc_lock); in alloc_swap_slot_cache()
139 cache->lock_initialize in alloc_swap_slot_cache()
[all...]
/linux/Documentation/devicetree/bindings/media/i2c/
H A Dadv7604.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Hans Verkuil <hverkuil-cisco@xs4all.nl>
23 - enum:
24 - adi,adv7610
25 - adi,adv7611
26 - adi,adv7612
32 reg-names:
35 - const: main
[all …]
/linux/Documentation/arch/s390/
H A Dvfio-ap.rst13 The AP adapter cards are exposed via the AP bus. The motivation for vfio-ap
45 sub-directory::
76 significant bit, correspond to domains 0-255.
111 * NQAP: to enqueue an AP command-request message to a queue
112 * DQAP: to dequeue an AP command-reply message from a queue
132 an APID from 0-255. If a bit is set, the corresponding adapter is valid for
137 corresponds to an AP queue index (APQI) from 0-255. If a bit is set, the
142 changed by an AP command-request message sent to a usage domain from the
144 0-255. If a bit is set, the corresponding domain can be modified by an AP
145 command-request message sent to a usage domain.
[all …]
/linux/drivers/thunderbolt/
H A Dctl.c1 // SPDX-License-Identifier: GPL-2.0
3 * Thunderbolt driver - control channel and configuration commands
25 * struct tb_ctl - Thunderbolt control channel
34 * @timeout_msec: Default timeout for non-raw control messages
59 dev_WARN(&(ctl)->nhi->pdev->dev, format, ## arg)
62 dev_err(&(ctl)->nh
[all...]
/linux/drivers/gpu/drm/vboxvideo/
H A Dvbox_irq.c1 // SPDX-License-Identifier: MIT
3 * Copyright (C) 2016-2017 Oracle Corporation
27 return readl(vbox->guest_heap + HOST_FLAGS_OFFSET); in vbox_get_flags()
32 schedule_work(&vbox->hotplug_work); in vbox_report_hotplug()
45 * Due to a bug in the initial host implementation of hot-plug irqs, in vbox_irq_handler()
46 * the hot-plug and cursor capability flags were never cleared. in vbox_irq_handler()
73 for (i = 0; i < vbox->num_crtcs; ++i) { in validate_or_set_position_hints()
75 hintsi = &vbox->last_mode_hints[i]; in validate_or_set_position_hints()
76 hintsj = &vbox->last_mode_hints[j]; in validate_or_set_position_hints()
78 if (hintsi->enabled && hintsj->enabled) { in validate_or_set_position_hints()
[all …]
/linux/Documentation/devicetree/bindings/pci/
H A Dbaikal,bt1-pcie.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pci/baikal,bt1-pcie.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Baikal-T1 PCIe Root Port Controller
10 - Serge Semin <fancer.lancer@gmail.com>
13 Embedded into Baikal-T1 SoC Root Complex controller with a single port
14 activated. It's based on the DWC RC PCIe v4.60a IP-core, which is configured
18 performed by software. There four in- and four outbound iATU regions
22 - $ref: /schemas/pci/snps,dw-pcie.yaml#
[all …]
/linux/drivers/thermal/qcom/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
10 Also able to set threshold temperature for both hot and cold and update
29 This enables a thermal sysfs driver for Qualcomm plug-and-play (QPNP)
40 hardware(LMh). LMh allows for hardware-enforced mitigation for cpus based on

12345678