Home
last modified time | relevance | path

Searched +full:hix5hd2 +full:- +full:sata +full:- +full:phy (Results 1 – 6 of 6) sorted by relevance

/linux/Documentation/devicetree/bindings/phy/
H A Dhisilicon,hix5hd2-sata-phy.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/phy/hisilicon,hix5hd2-sata-phy.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: HiSilicon hix5hd2 SATA PHY
10 - Jiancheng Xue <xuejiancheng@huawei.com>
14 const: hisilicon,hix5hd2-sata-phy
19 '#phy-cells':
22 hisilicon,peripheral-syscon:
26 hisilicon,power-reg:
[all …]
/linux/drivers/phy/hisilicon/
H A Dphy-hix5hd2-sata.c1 // SPDX-License-Identifier: GPL-2.0-or-later
12 #include <linux/phy/phy.h>
62 static int hix5hd2_sata_phy_init(struct phy *phy) in hix5hd2_sata_phy_init() argument
64 struct hix5hd2_priv *priv = phy_get_drvdata(phy); in hix5hd2_sata_phy_init()
68 if (priv->peri_ctrl) { in hix5hd2_sata_phy_init()
69 ret = of_property_read_u32_array(phy->dev.of_node, in hix5hd2_sata_phy_init()
70 "hisilicon,power-reg", in hix5hd2_sata_phy_init()
73 dev_err(&phy->dev, "Fail read hisilicon,power-reg\n"); in hix5hd2_sata_phy_init()
77 regmap_update_bits(priv->peri_ctrl, data[0], in hix5hd2_sata_phy_init()
81 /* reset phy */ in hix5hd2_sata_phy_init()
[all …]
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
3 # Phy drivers for Hisilicon platforms
6 tristate "hi6220 USB PHY support"
12 Enable this to support the HISILICON HI6220 USB PHY.
17 tristate "hi3660 USB PHY support"
22 Enable this to support the HISILICON HI3660 USB PHY.
27 tristate "hi3670 USB PHY support"
32 Enable this to support the HISILICON HI3670 USB PHY.
37 tristate "hi3670 PCIe PHY support"
42 Enable this to support the HiSilicon hi3670 PCIe PHY.
[all …]
H A DMakefile1 # SPDX-License-Identifier: GPL-2.0-only
2 obj-$(CONFIG_PHY_HI6220_USB) += phy-hi6220-usb.o
3 obj-$(CONFIG_PHY_HI3660_USB) += phy-hi3660-usb3.o
4 obj-$(CONFIG_PHY_HI3670_USB) += phy-hi3670-usb3.o
5 obj-$(CONFIG_PHY_HI3670_PCIE) += phy-hi3670-pcie.o
6 obj-$(CONFIG_PHY_HISTB_COMBPHY) += phy-histb-combphy.o
7 obj-$(CONFIG_PHY_HISI_INNO_USB2) += phy-hisi-inno-usb2.o
8 obj-$(CONFIG_PHY_HIX5HD2_SATA) += phy-hix5hd2-sata.o
/linux/arch/arm/boot/dts/hisilicon/
H A Dhisi-x5hd2-dkb.dts1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (c) 2013-2014 Linaro Ltd.
4 * Copyright (c) 2013-2014 HiSilicon Limited.
7 /dts-v1/;
8 #include "hisi-x5hd2.dtsi"
11 model = "Hisilicon HIX5HD2 Development Board";
12 compatible = "hisilicon,hix5hd2";
15 stdout-path = "serial0:115200n8";
19 #address-cells = <1>;
20 #size-cells = <0>;
[all …]
H A Dhisi-x5hd2.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (c) 2013-2014 Linaro Ltd.
4 * Copyright (c) 2013-2014 HiSilicon Limited.
7 #include <dt-bindings/clock/hix5hd2-clock.h>
10 #address-cells = <1>;
11 #size-cells = <1>;
17 gic: interrupt-controller@f8a01000 {
18 compatible = "arm,cortex-a9-gic";
19 #interrupt-cells = <3>;
20 #address-cells = <0>;
[all …]