Searched +full:has +full:- +full:in7 (Results 1 – 8 of 8) sorted by relevance
| /freebsd/sys/contrib/device-tree/Bindings/hwmon/ |
| H A D | lm87.txt | 4 - compatible: Should be 7 - reg: I2C address 10 - has-temp3: This configures pins 18 and 19 to be used as a second 14 - has-in6: When set, pin 5 is configured to be used as voltage input 17 - has [all...] |
| H A D | ti,lm87.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Javier Carrasco <javier.carrasco.cruz@gmail.com> 27 has-temp3: 34 has-in6: 40 has-in7: 44 in7. Otherwise the pin is set as FAN2 input. 46 vcc-supply: 52 - compatible [all …]
|
| /freebsd/crypto/openssl/crypto/aes/asm/ |
| H A D | aesp8-ppc.pl | 2 # Copyright 2014-2020 The OpenSSL Project Authors. All Rights Reserved. 19 # The module is endian-agnostic in sense that it supports both big- 20 # and little-endian cases. Data alignment in parallelizable modes is 25 # is aligned programmatically, which in turn guarantees exception- 33 # Add XTS subroutine, 9x on little- and 12x improvement on big-endian 37 # Current large-block performance in cycles per byte processed with 38 # 128-bit key (less is better). 40 # CBC en-/decrypt CTR XTS 46 # $output is the last argument if it looks like a file (it has an extension) 72 ( $xlate="${dir}ppc-xlate.pl" and -f $xlate ) or [all …]
|
| H A D | aesv8-armx.pl | 2 # Copyright 2014-2025 The OpenSSL Project Authors. All Rights Reserved. 18 # module is endian-agnostic in sense that it supports both big- and 19 # little-endian cases. As does it support both 32- and 64-bit modes 22 # instructions. This has no effect on mighty Apple A7, where results 24 # instruction latencies and issue rates. On Cortex-A53, an in-order 25 # execution core, this costs up to 10-15%, which is partially 26 # compensated by implementing dedicated code path for 128-bit 27 # CBC encrypt case. On Cortex-A57 parallelizable mode performance 32 # Key to performance of parallelize-able modes is round instruction 42 # Performance in cycles per byte processed with 128-bit key: [all …]
|
| /freebsd/sys/dev/sound/pci/ |
| H A D | emu10kx-pcm.c | 1 /*- 2 * SPDX-License-Identifier: BSD-2-Clause 5 * Copyright (c) 2003-2007 Yuriy Tsibizov <yuriy.tsibizov@gfk.ru> 177 [SOUND_MIXER_LINE2] = {1, 1, 4}, /* in4 Line-In2 */ 178 [SOUND_MIXER_DIGITAL3] = {1, 1, 5}, /* in5 on-card SPDIF */ 180 /* not connected */ /* in7 */ 187 [SOUND_MIXER_VOLUME] = {1, 0, (-1)}, 188 [SOUND_MIXER_PCM] = {1, 0, (-1)}, 194 [SOUND_MIXER_LINE2] = {1, 1, 4}, /* in4 Line-In2 */ 195 [SOUND_MIXER_DIGITAL3] = {1, 1, 5}, /* in5 on-card SPDIF */ [all …]
|
| H A D | emu10kx.c | 1 /*- 2 * SPDX-License-Identifier: BSD-2-Clause 5 * Copyright (c) 2003-2007 Yuriy Tsibizov <yuriy.tsibizov@gfk.ru> 96 #define GPR(i) (sc->gpr_base+(i)) 97 #define INP(i) (sc->input_base+(i)) 98 #define OUTP(i) (sc->output_base+(i)) 100 #define FX2(i) (sc->efxc_base+(i)) 101 #define DSP_CONST(i) (sc->dsp_zero+(i)) 160 /* Live! 5.1 Digital, non-standard 5.1 (center & sub) outputs */ 430 if (mtx_owned(&sc->rw)) { \ [all …]
|
| /freebsd/sys/contrib/libsodium/src/libsodium/crypto_aead/aes256gcm/aesni/ |
| H A D | aead_aes256gcm_aesni.c | 3 * AES256-GCM, based on the "Intel Carry-Less Multiplication Instruction and its Usage for Computing 99 /** single, by-the-book AES encryption with AES-NI */ 123 /** multiple-blocks-at-once AES encryption with AES-NI ; 124 on Haswell, aesenc has a latency of 7 and a throughput of 1 125 so the sequence of aesenc should be bubble-free if you 126 have at least 8 blocks. Let's build an arbitratry-sized 129 /* load & increment the n vector (non-vectorized, unused for now) */ 197 <https://software.intel.com/sites/default/files/managed/72/cc/clmul-wp-rev-2.02-2014-04-20.pdf> 264 /* pure multiplication, for pre-computing powers of H */ 307 /* 4 multiply-accumulate at once; again [all …]
|
| /freebsd/crypto/openssl/crypto/des/asm/ |
| H A D | des_enc.m4 | 1 ! Copyright 2000-2018 The OpenSSL Project Authors. All Rights Reserved. 8 ! To expand the m4 macros: m4 -B 8192 des_enc.m4 > des_enc.S 15 ! Assemble through gcc: gcc -c -mcpu=ultrasparc -o des_enc.o des_enc.S 17 ! Assemble through cc: cc -c -xarch=v8plusa -o des_enc.o des_enc.S 21 ! 32-bit build: 22 ! 23% faster than cc-5.2 -xarch=v8plus -xO5 23 ! 115% faster than gcc-3.2.1 -m32 -mcpu=ultrasparc -O5 24 ! 64-bit build: 25 ! 50% faster than cc-5.2 -xarch=v9 -xO5 26 ! 100% faster than gcc-3.2.1 -m64 -mcpu=ultrasparc -O5 [all …]
|