Home
last modified time | relevance | path

Searched +full:gxl +full:- +full:vdec (Results 1 – 5 of 5) sorted by relevance

/linux/Documentation/devicetree/bindings/media/
H A Damlogic,gx-vdec.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/media/amlogic,gx-vdec.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Neil Armstrong <neil.armstrong@linaro.org>
12 - Maxime Jourdan <mjourdan@baylibre.com>
20 - ESPARSER is a bitstream parser that outputs to a VIFIFO. Further VDEC blocks
22 - VDEC_1 can decode MPEG-1, MPEG-2, MPEG-4 part 2, MJPEG, H.263, H.264, VC-1.
23 - VDEC_HEVC can decode HEVC and VP9.
25 Both VDEC_1 and VDEC_HEVC share the "vdec" IRQ and as such cannot run
[all …]
/linux/arch/arm64/boot/dts/amlogic/
H A Dmeson-gxlx-s905l-p271.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
8 #include "meson-gxl-s905x.dtsi"
9 #include "meson-gx-p23x-q20x.dtsi"
12 compatible = "amlogic,p271", "amlogic,s905l", "amlogic,meson-gxlx";
27 /* Mali 450-MP2 */
36 interrupt-names = "gp", "gpmmu", "pp", "pmu",
45 &vdec {
46 compatible = "amlogic,gxlx-vdec", "amlogic,gx-vdec";
H A Dmeson-gxl.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 #include "meson-gx.dtsi"
8 #include <dt-bindings/clock/gxbb-clkc.h>
9 #include <dt-bindings/clock/gxbb-aoclkc.h>
10 #include <dt-bindings/gpio/meson-gxl-gpio.h>
11 #include <dt-bindings/reset/amlogic,meson-gxbb-reset.h>
14 compatible = "amlogic,meson-gxl";
18 compatible = "amlogic,meson-gxl-usb-ctrl";
21 #address-cells = <2>;
22 #size-cells = <2>;
[all …]
H A Dmeson-gxm.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 #include "meson-gxl.dtsi"
10 compatible = "amlogic,meson-gxm";
13 cpu-map {
46 capacity-dmips-mhz = <1024>;
50 capacity-dmips-mhz = <1024>;
54 capacity-dmips-mhz = <1024>;
58 capacity-dmips-mhz = <1024>;
63 compatible = "arm,cortex-a53";
65 enable-method = "psci";
[all …]
/linux/drivers/clk/meson/
H A Dgxbb.c1 // SPDX-License-Identifier: GPL-2.0
7 #include <linux/clk-provider.h>
14 #include "clk-regmap.h"
15 #include "clk-pll.h"
16 #include "clk-mpll.h"
17 #include "meson-eeclk.h"
18 #include "vid-pll-div.h"
20 #include <dt-bindings/clock/gxbb-clkc.h>
229 * On gxl, there is a register shift due to
543 * GXL and GXBB have different gp0_pll_dco (with
[all …]