Home
last modified time | relevance | path

Searched full:grf (Results 1 – 25 of 130) sorted by relevance

123456

/freebsd/sys/contrib/device-tree/Bindings/soc/rockchip/
H A Dgrf.yaml4 $id: http://devicetree.org/schemas/soc/rockchip/grf.yaml#
7 title: Rockchip General Register Files (GRF)
18 - rockchip,rk3528-ioc-grf
19 - rockchip,rk3528-vo-grf
20 - rockchip,rk3528-vpu-grf
21 - rockchip,rk3562-ioc-grf
22 - rockchip,rk3562-peri-grf
23 - rockchip,rk3562-pipephy-grf
24 - rockchip,rk3562-pmu-grf
25 - rockchip,rk3562-sys-grf
[all …]
H A Dgrf.txt1 * Rockchip General Register Files (GRF)
6 From RK3368 SoCs, the GRF is divided into two sections,
7 - GRF, used for general non-secure system,
11 On RK3328 SoCs, the GRF adds a section for USB2PHYGRF,
13 ON RK3308 SoC, the GRF is divided into four sections:
14 - GRF, used for general non-secure system,
21 - compatible: GRF should be one of the following:
22 - "rockchip,px30-grf", "syscon": for px30
23 - "rockchip,rk3036-grf", "syscon": for rk3036
24 - "rockchip,rk3066-grf", "syscon": for rk3066
[all …]
/freebsd/sys/contrib/device-tree/Bindings/display/rockchip/
H A Drockchip-vop2.yaml85 rockchip,grf:
88 Phandle to GRF regs used for control the polarity of dclk/hsync/vsync of DPI,
91 rockchip,vo1-grf:
94 Phandle to VO GRF regs used for control the polarity of dclk/hsync/vsync of hdmi
97 rockchip,vop-grf:
100 Phandle to VOP GRF regs used for control data path between vopr and hdmi/edp.
105 Phandle to PMU GRF used for query vop memory bisr status on rk3588.
162 rockchip,vo1-grf: false
163 rockchip,vop-grf: false
167 - rockchip,grf
[all …]
H A Dcdn-dp-rockchip.txt12 Required elements: "core-clk" "pclk" "spdif" "grf"
22 - rockchip,grf: this soc should set GRF regs, so need get grf here.
43 clock-names = "core-clk", "pclk", "spdif", "grf";
51 rockchip,grf = <&grf>;
H A Drockchip,rk3399-cdn-dp.yaml30 - description: GRF clock
37 - const: grf
96 rockchip,grf:
99 Phandle to GRF register to control HPD.
114 - rockchip,grf
136 clock-names = "core-clk", "pclk", "spdif", "grf";
142 rockchip,grf = <&grf>;
H A Drockchip,dw-hdmi.yaml51 - description: Power for GRF IO
62 - grf
66 - grf
115 rockchip,grf:
118 phandle to the GRF to mux vopl/vopb.
131 - rockchip,grf
151 rockchip,grf = <&grf>;
H A Drockchip,rk3588-dw-hdmi-qp.yaml106 rockchip,grf:
109 Some HDMI QP related data is accessed through SYS GRF regs.
111 rockchip,vo-grf:
114 Additional HDMI QP related data is accessed through VO GRF regs.
127 - rockchip,grf
128 - rockchip,vo-grf
164 rockchip,grf = <&sys_grf>;
165 rockchip,vo-grf = <&vo1_grf>;
H A Drockchip,analogix-dp.yaml29 - const: grf
44 rockchip,grf:
47 This SoC makes use of GRF regs.
58 - rockchip,grf
93 rockchip,grf = <&grf>;
H A Ddw_hdmi-rockchip.txt27 - rockchip,grf: Shall reference the GRF to mux vopl/vopb.
37 - clock-names: May contain "grf", power for grf io.
56 rockchip,grf = <&grf>;
H A Danalogix_dp-rockchip.txt24 - rockchip,grf: this soc should set GRF regs, so need get grf here.
35 Required elements: "grf"
55 rockchip,grf = <&grf>;
H A Drockchip,dw-mipi-dsi.yaml39 - const: grf
42 rockchip,grf:
45 This SoC uses GRF regs to switch between vopl/vopb.
65 - rockchip,grf
135 rockchip,grf = <&grf>;
/freebsd/sys/contrib/device-tree/Bindings/gpio/
H A Drockchip,rk3328-grf-gpio.txt1 Rockchip RK3328 GRF (General Register Files) GPIO controller.
5 GRF_SOC_CON10 register in GRF. Aside from the GPIO_MUTE pin, the HDMI pins can
12 - compatible: Should contain "rockchip,rk3328-grf-gpio".
21 grf: syscon@ff100000 {
22 compatible = "rockchip,rk3328-grf", "syscon", "simple-mfd";
24 grf_gpio: grf-gpio {
25 compatible = "rockchip,rk3328-grf-gpio";
31 Note: The grf_gpio node should be declared as the child of the GRF (General
H A Drockchip,rk3328-grf-gpio.yaml4 $id: http://devicetree.org/schemas/gpio/rockchip,rk3328-grf-gpio.yaml#
10 The Rockchip RK3328 General Register File (GRF) outputs only the
14 The GPIO node should be declared as the child of the GRF node.
30 const: rockchip,rk3328-grf-gpio
47 compatible = "rockchip,rk3328-grf-gpio";
/freebsd/sys/dev/clk/rockchip/
H A Drk_clk_mux.c74 struct syscon *grf; member
92 struct syscon *grf; in rk_clk_mux_get_grf() local
94 grf = NULL; in rk_clk_mux_get_grf()
97 if (OF_hasprop(node, "rockchip,grf") && in rk_clk_mux_get_grf()
99 "rockchip,grf", &grf) != 0) { in rk_clk_mux_get_grf()
103 return (grf); in rk_clk_mux_get_grf()
116 sc->grf = rk_clk_mux_get_grf(clk); in rk_clk_mux_init()
117 if (sc->grf == NULL) in rk_clk_mux_init()
118 panic("clock %s has GRF flag set but no syscon is available", in rk_clk_mux_init()
123 if (sc->grf) { in rk_clk_mux_init()
[all …]
H A Drk_clk_composite.c52 struct syscon *grf; member
79 if (sc->grf) in rk_clk_composite_read_4()
80 *val = SYSCON_READ_4(sc->grf, addr); in rk_clk_composite_read_4()
91 if (sc->grf) in rk_clk_composite_write_4()
92 SYSCON_WRITE_4(sc->grf, addr, val | (0xffff << 16)); in rk_clk_composite_write_4()
102 struct syscon *grf; in rk_clk_composite_get_grf() local
104 grf = NULL; in rk_clk_composite_get_grf()
107 if (OF_hasprop(node, "rockchip,grf") && in rk_clk_composite_get_grf()
109 "rockchip,grf", &grf) != 0) { in rk_clk_composite_get_grf()
113 return (grf); in rk_clk_composite_get_grf()
[all …]
/freebsd/sys/contrib/device-tree/Bindings/phy/
H A Dphy-rockchip-naneng-combphy.yaml69 rockchip,pipe-grf:
72 Some additional phy settings are accessed through GRF regs.
74 rockchip,pipe-phy-grf:
77 Some additional pipe settings are accessed through GRF regs.
88 - rockchip,pipe-grf
89 - rockchip,pipe-phy-grf
125 compatible = "rockchip,rk3568-pipe-grf", "syscon";
130 compatible = "rockchip,rk3568-pipe-phy-grf", "syscon";
144 rockchip,pipe-grf = <&pipegrf>;
145 rockchip,pipe-phy-grf = <&pipe_phy_grf0>;
H A Dphy-rockchip-usbdp.yaml70 rockchip,u2phy-grf:
75 rockchip,usb-grf:
80 rockchip,usbdpphy-grf:
85 rockchip,vo-grf:
148 rockchip,u2phy-grf = <&usb2phy0_grf>;
149 rockchip,usb-grf = <&usb_grf>;
150 rockchip,usbdpphy-grf = <&usbdpphy0_grf>;
151 rockchip,vo-grf = <&vo0_grf>;
H A Drockchip-usb-phy.txt12 - rockchip,grf : phandle to the syscon managing the "general
13 register files" - phy should be a child of the GRF instead
21 - reg: PHY configure reg address offset in GRF
37 grf: syscon@ff770000 {
38 compatible = "rockchip,rk3288-grf", "syscon", "simple-mfd";
H A Drockchip-inno-csi-dphy.yaml49 rockchip,grf:
52 Some additional phy settings are access through GRF regs.
63 - rockchip,grf
79 rockchip,grf = <&grf>;
/freebsd/sys/arm64/rockchip/
H A Drk_grf.c44 {"rockchip,rk3288-grf", 1},
45 {"rockchip,rk3328-grf", 1},
46 {"rockchip,rk3399-grf", 1},
48 {"rockchip,rk3568-grf", 1},
50 {"rockchip,rk3568-usb2phy-grf", 1},
51 {"rockchip,rk3566-pipe-grf", 1},
52 {"rockchip,rk3568-pipe-grf", 1},
53 {"rockchip,rk3568-pipe-phy-grf", 1},
54 {"rockchip,rk3568-pcie3-phy-grf", 1},
/freebsd/sys/dev/dwc/
H A Dif_dwc_rk.c127 struct syscon *grf; member
182 reg = SYSCON_READ_4(sc->grf, RK3328_GRF_MAC_CON0); in rk3328_set_delays()
186 reg = SYSCON_READ_4(sc->grf, RK3328_GRF_MAC_CON1); in rk3328_set_delays()
198 SYSCON_WRITE_4(sc->grf, RK3328_GRF_MAC_CON1, reg); in rk3328_set_delays()
205 SYSCON_WRITE_4(sc->grf, RK3328_GRF_MAC_CON0, reg); in rk3328_set_delays()
234 SYSCON_WRITE_4(sc->grf, RK3328_GRF_MAC_CON1, in rk3328_set_speed()
252 SYSCON_WRITE_4(sc->grf, in rk3328_set_speed()
271 SYSCON_WRITE_4(sc->grf, RK3328_GRF_MAC_CON1, in rk3328_set_phy_mode()
276 SYSCON_WRITE_4(sc->grf, sc->integrated_phy ? RK3328_GRF_MAC_CON2 : RK3328_GRF_MAC_CON1, in rk3328_set_phy_mode()
286 SYSCON_WRITE_4(sc->grf, RK3328_GRF_MACPHY_CON1, in rk3328_phy_powerup()
[all …]
/freebsd/sys/contrib/device-tree/Bindings/sound/
H A Drockchip,rk3036-codec.yaml30 rockchip,grf:
33 The phandle of the syscon node for the GRF register.
43 - rockchip,grf
54 rockchip,grf = <&grf>;
H A Drockchip,rk3328-codec.yaml32 rockchip,grf:
35 The phandle of the syscon node for the GRF register.
56 - rockchip,grf
70 rockchip,grf = <&grf>;
/freebsd/sys/contrib/device-tree/Bindings/net/
H A Drockchip-dwmac.yaml96 rockchip,grf:
100 rockchip,php-grf:
126 - rockchip,grf
140 - rockchip,php-grf
143 rockchip,php-grf: false
180 rockchip,grf = <&grf>;
/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Drockchip,px30-cru.yaml57 rockchip,grf:
60 Phandle to the syscon managing the "general register files" (GRF),
106 rockchip,grf = <&grf>;
116 rockchip,grf = <&grf>;

123456