Home
last modified time | relevance | path

Searched full:gp0_pll (Results 1 – 9 of 9) sorted by relevance

/linux/Documentation/devicetree/bindings/clock/
H A Damlogic,s4-peripherals-clkc.yaml49 - const: gp0_pll
92 "fclk_div5", "fclk_div7", "hifi_pll", "gp0_pll",
/linux/drivers/soc/amlogic/
H A Dmeson-clk-measure.c112 CLK_MSR_ID(4, "gp0_pll"),
182 CLK_MSR_ID(4, "gp0_pll"),
256 CLK_MSR_ID(4, "gp0_pll"),
372 CLK_MSR_ID(4, "gp0_pll"),
516 CLK_MSR_ID(20, "gp0_pll"),
655 CLK_MSR_ID(20, "gp0_pll"),
/linux/drivers/clk/meson/
H A Ds4-peripherals.c701 { .fw_name = "gp0_pll", },
1334 { .fw_name = "gp0_pll", },
1357 * clocks and one special GP0_PLL setting. This is
1471 { .fw_name = "gp0_pll", },
1720 { .fw_name = "gp0_pll", },
1925 { .fw_name = "gp0_pll", },
2357 { .fw_name = "gp0_pll", },
2671 { .fw_name = "gp0_pll", },
H A Dgxbb.c635 .name = "gp0_pll",
642 * naming string mechanism so gp0_pll picks up the
1123 * clocks and one special GP0_PLL setting. This is
1177 * clocks and one special GP0_PLL setting. This is
1432 * and gp0_pll but these clocks are too precious to be used here. All
2684 * fdiv3, fdiv5, [cts_msr_clk], fdiv7, gp0_pll
H A Daxg.c326 .name = "gp0_pll",
1006 * and gp0_pll but these clocks are too precious to be used here. All
1878 * fdiv3, fdiv5, [cts_msr_clk], fdiv7, gp0_pll
H A Dc3-pll.c311 .name = "gp0_pll",
H A Ds4-pll.c343 .name = "gp0_pll",
H A Dg12a.c461 .name = "gp0_pll",
2578 * and gp0_pll but these clocks are too precious to be used here. All
4031 * clocks and one special GP0_PLL setting. This is
4085 * clocks and one special GP0_PLL setting. This is
/linux/arch/arm64/boot/dts/amlogic/
H A Dmeson-s4.dtsi124 "hifi_pll", "gp0_pll", "mpll0", "mpll1",