Home
last modified time | relevance | path

Searched full:glk (Results 1 – 25 of 27) sorted by relevance

12

/linux/sound/soc/intel/common/
H A Dsoc-acpi-intel-glk-match.c3 * soc-acpi-intel-glk-match.c - tables and support for GLK ACPI enumeration.
32 .sof_tplg_filename = "sof-glk-alc298.tplg",
40 .sof_tplg_filename = "sof-glk-da7219.tplg",
48 .sof_tplg_filename = "sof-glk-rt5682.tplg",
56 .sof_tplg_filename = "sof-glk-cs42l42.tplg",
61 .sof_tplg_filename = "sof-glk-es8336", /* the tplg suffix is added at run time */
H A DMakefile5 soc-acpi-intel-bxt-match.o soc-acpi-intel-glk-match.o \
/linux/drivers/firmware/
H A Dqemu_fw_cfg.c134 u32 glk = -1U; in fw_cfg_read_blob() local
140 status = acpi_acquire_global_lock(ACPI_WAIT_FOREVER, &glk); in fw_cfg_read_blob()
155 acpi_release_global_lock(glk); in fw_cfg_read_blob()
164 u32 glk = -1U; in fw_cfg_write_blob() local
171 status = acpi_acquire_global_lock(ACPI_WAIT_FOREVER, &glk); in fw_cfg_write_blob()
194 acpi_release_global_lock(glk); in fw_cfg_write_blob()
/linux/drivers/gpu/drm/i915/display/
H A Dskl_universal_plane_regs.h41 #define PLANE_CTL_PIPE_GAMMA_ENABLE REG_BIT(30) /* Pre-GLK */
67 #define PLANE_CTL_PIPE_CSC_ENABLE REG_BIT(23) /* Pre-GLK */
82 #define PLANE_CTL_PLANE_GAMMA_DISABLE REG_BIT(13) /* Pre-GLK */
92 #define PLANE_CTL_ALPHA_MASK REG_GENMASK(5, 4) /* Pre-GLK */
245 #define _PLANE_COLOR_CTL_1_A 0x701cc /* GLK+ */
H A Dintel_color_regs.h96 #define CSC_POSITION_BEFORE_GAMMA (1 << 1) /* pre-glk */
224 …i) _MMIO(_PIPE(pipe, _PAL_PREC_EXT2_GC_MAX_A, _PAL_PREC_EXT2_GC_MAX_B) + (i) * 4) /* glk+, u3.16 */
H A Dintel_gmbus.c665 /* Display WA #0868: skl,bxt,kbl,cfl,glk */ in do_gmbus_xfer()
778 /* Display WA #0868: skl,bxt,kbl,cfl,glk */ in do_gmbus_xfer()
H A Dintel_color.c314 * Display WA #1184: skl,glk in skl_read_csc()
546 * On GLK both pipe CSC and degamma LUT are controlled in ilk_assign_csc()
1644 * The pipe degamma table in GLK+ onwards doesn't in glk_load_degamma_lut()
2815 * On GLK+ both pipe CSC and degamma LUT are controlled in glk_assign_luts()
2871 /* On GLK+ degamma LUT is controlled by csc_enable */ in glk_color_check()
H A Dintel_fbc.c1100 /* Display WA #1105: skl,bxt,kbl,cfl,glk */ in skl_fbc_stride_is_valid()
1826 * Display WA #1198: glk+ in __intel_fbc_pre_update()
H A Dintel_dmc.c172 #define GLK_DMC_PATH DMC_LEGACY_PATH(glk, 1, 04)
H A Dintel_display.c1564 /* Display WA #1180: WaDisableScalarClockGating: glk */
4223 /* Display WA #1135: BXT:ALL GLK:ALL */ in skl_linetime_wm()
7459 * SKL/GLK DC states must remain off until the pipe CSC in intel_atomic_commit_tail()
8110 * excluding BXT/GLK DSI transcoders. in intel_cpu_transcoder_mode_valid()
H A Dintel_display_power_well.c918 * Power sequencer reset is needed on BXT/GLK, because the PPS registers in bxt_enable_dc9()
H A Dintel_fb.c2024 * Display WA #0531: skl,bxt,kbl,glk in intel_fb_stride_alignment()
H A Dskl_watermark.c2000 /* Display WA #1140: glk,cnl */ in skl_compute_transition_wm()
/linux/drivers/gpu/drm/i915/gt/
H A Dintel_workarounds.c467 /* WaClearFlowControlGpgpuContextSave:skl,bxt,kbl,glk,cfl */ in gen9_ctx_workarounds_init()
468 /* WaDisablePartialInstShootdown:skl,bxt,kbl,glk,cfl */ in gen9_ctx_workarounds_init()
473 /* WaEnableYV12BugFixInHalfSliceChicken7:skl,bxt,kbl,glk,cfl */ in gen9_ctx_workarounds_init()
479 /* Wa4x4STCOptimizationDisable:skl,bxt,kbl,glk,cfl */ in gen9_ctx_workarounds_init()
485 /* WaCcsTlbPrefetchDisable:skl,bxt,kbl,glk,cfl */ in gen9_ctx_workarounds_init()
519 /* WaDisableSTUnitPowerOptimization:skl,bxt,kbl,glk,cfl */ in gen9_ctx_workarounds_init()
533 /* WaDisable3DMidCmdPreemption:skl,bxt,glk,cfl,[cnl] */ in gen9_ctx_workarounds_init()
541 /* WaClearHIZ_WM_CHICKEN3:bxt,glk */ in gen9_ctx_workarounds_init()
629 /* WaToEnableHwFixForPushConstHWBug:glk */ in glk_ctx_workarounds_init()
1149 * WaProgramMgsrForCorrectSliceSpecificMmioReads:gen9,glk,kbl,cml in gen9_wa_init_mcr()
[all …]
/linux/include/linux/platform_data/x86/
H A Dsoc.h37 SOC_INTEL_IS_CPU(glk, INTEL_ATOM_GOLDMONT_PLUS);
/linux/sound/soc/intel/boards/
H A DKconfig278 tristate "GLK with DA7219 and MAX98357A in I2S Mode"
288 tristate "GLK with RT5682 and MAX98357A in I2S Mode"
H A Dsof_cs42l42.c228 /* overwrite the DAI link order for GLK boards */ in sof_audio_probe()
H A Dsof_da7219.c318 /* overwrite the DAI link order for GLK boards */ in audio_probe()
H A Dsof_rt5682.c692 /* overwrite the DAI link order for GLK boards */ in sof_audio_probe()
/linux/drivers/pinctrl/intel/
H A Dpinctrl-geminilake.c25 INTEL_COMMUNITY_SIZE(b, s, e, 32, 4, GLK)
27 /* GLK */
/linux/drivers/acpi/
H A Dec.c824 u32 glk; in acpi_ec_transaction() local
831 status = acpi_acquire_global_lock(ACPI_EC_UDELAY_GLK, &glk); in acpi_ec_transaction()
841 acpi_release_global_lock(glk); in acpi_ec_transaction()
1353 u32 glk; in acpi_ec_space_handler() local
1366 status = acpi_acquire_global_lock(ACPI_EC_UDELAY_GLK, &glk); in acpi_ec_space_handler()
1388 acpi_release_global_lock(glk); in acpi_ec_space_handler()
/linux/drivers/usb/dwc3/
H A Ddwc3-pci.c423 { PCI_DEVICE_DATA(INTEL, GLK, &dwc3_pci_intel_swnode) },
/linux/sound/hda/codecs/hdmi/
H A Dintelhdmi.c634 * .pin_eld_notify(). On GLK this will deadlock in i915 due in probe_i915_glk_hdmi()
/linux/drivers/platform/x86/intel/telemetry/
H A Dpltdrv.c169 /* GLK specific Data */
/linux/drivers/gpu/drm/i915/
H A Dintel_uncore.c232 * WaRsForcewakeAddDelayForAck:skl,bxt,kbl,glk,cfl,cnl,icl in fw_domain_wait_ack_with_fallback()

12