Home
last modified time | relevance | path

Searched full:gem0 (Results 1 – 22 of 22) sorted by relevance

/linux/Documentation/devicetree/bindings/reset/
H A Dzynq-reset.txt31 160: gem0 reset
33 164: gem0 rx reset
35 166: gem0 ref reset
/linux/arch/arm/boot/dts/xilinx/
H A Dzynq-zybo.dts14 ethernet0 = &gem0;
41 &gem0 {
H A Dzynq-zybo-z7.dts11 ethernet0 = &gem0;
47 &gem0 {
H A Dzynq-parallella.dts19 ethernet0 = &gem0;
39 &gem0 {
H A Dzynq-zed.dts14 ethernet0 = &gem0;
40 &gem0 {
H A Dzynq-zturn-common.dtsi19 ethernet0 = &gem0;
71 &gem0 {
H A Dzynq-ebaz4205.dts13 ethernet0 = &gem0;
32 &gem0 {
H A Dzynq-cc108.dts19 ethernet0 = &gem0;
45 &gem0 {
H A Dzynq-zc770-xm010.dts15 ethernet0 = &gem0;
42 &gem0 {
H A Dzynq-zc706.dts14 ethernet0 = &gem0;
43 &gem0 {
146 pinctrl_gem0_default: gem0-default {
H A Dzynq-zc702.dts15 ethernet0 = &gem0;
79 &gem0 {
216 pinctrl_gem0_default: gem0-default {
H A Dzynq-zturn.dts11 &gem0 {
H A Dzynq-zturn-v5.dts11 &gem0 {
H A Dzynq-microzed.dts44 &gem0 {
H A Dzynq-7000.dtsi266 gem0: ethernet@e000b000 { label
348 "dci", "lqspi", "smc", "pcap", "gem0", "gem1",
/linux/Documentation/devicetree/bindings/clock/
H A Dzynq-7000.txt54 13: gem0
98 "dci", "lqspi", "smc", "pcap", "gem0", "gem1",
/linux/arch/arm64/boot/dts/xilinx/
H A Dzynqmp-zc1751-xm018-dc4.dts20 ethernet0 = &gem0;
115 &gem0 {
H A Dversal-net-clk.dtsi121 &gem0 {
H A Dzynqmp-clk-ccf.dtsi166 &gem0 {
/linux/drivers/clk/zynq/
H A Dclkc.c54 lqspi, smc, pcap, gem0, gem1, fclk0, fclk1, fclk2, fclk3, can0, can1, enumerator
401 clks[gem0] = clk_register_gate(NULL, clk_output_name[gem0], in zynq_clk_setup()
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dxlnx,versal-pinctrl.yaml62 … gpio0, gpio1, gpio2, emio0, gem0, gem1, trace0, trace0_clk, mdio0, mdio1, gem_tsu0,
/linux/arch/arm/boot/dts/ti/keystone/
H A Dkeystone-clocks.dtsi266 clock-output-names = "gem0";