Home
last modified time | relevance | path

Searched full:gated (Results 1 – 25 of 89) sorted by relevance

1234

/freebsd/sbin/routed/rtquery/
H A Drtquery.847 .Nm gated
50 .Nm gated ,
57 .Nm gated
85 .Nm gated .
87 .Nm gated .
105 .Nm gated
/freebsd/sys/contrib/device-tree/include/dt-bindings/clock/
H A Dtegra234-clock.h81 /** @brief CLK_RST_CONTROLLER_CLK_SOURCE_EQOS_AXI_CLK_0 divider gated output */
83 /** @brief CLK_RST_CONTROLLER_CLK_SOURCE_EQOS_PTP_REF_CLK_0 divider gated output */
87 /** @brief CLK_RST_CONTROLLER_CLK_SOURCE_EQOS_TX_CLK divider gated output */
242 /** @brief CLK_RST_CONTROLLER_CLK_SOURCE_SE switch divider gated output */
617 /** @brief CLK_RST_CONTROLLER_CLK_SOURCE_SEU1 switch divider gated output */
675 /** @brief GBE_UPHY_MGBES_APP_CLK switch divider gated output */
691 /** @brief GBE_UPHY_MGBE0_TX_CLK divider gated output */
693 /** @brief GBE_UPHY_MGBE0_TX_PCS_CLK divider gated output */
705 /** @brief GBE_UPHY_MGBE0_PTP_REF_CLK divider gated output */
709 /** @brief GBE_UPHY_MGBE1_TX_CLK divider gated output */
[all …]
/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Dst,stm32-rcc.txt21 between gated clocks and other clocks and an index specifying the clock to
37 Specifying gated clocks
57 /* Gated clock, AHB1 bit 0 (GPIOA) */
62 /* Gated clock, AHB2 bit 4 (CRYP) */
H A Dmaxim,max77686.txt11 (gated/ungated) over I2C. Clocks are defined as preprocessor macros in
16 (gated/ungated) over I2C. Clocks are defined as preprocessor macros in
20 (gated/ungated) over I2C. Clocks are defined as preprocessor macros in
H A Dmaxim,max9485.txt5 - MAX9485_MCLKOUT: A gated, buffered output of the input clock of 27 MHz
8 - MAX9485_CLKOUT[1,2]: Two gated outputs for MAX9485_CLKOUT
H A Dmvebu-gated-clock.txt1 * Gated Clock bindings for Marvell EBU SoCs
4 peripheral clocks to be gated to save some power. The clock consumer
H A Dbrcm,bcm63xx-clocks.txt1 Gated Clock Controller Bindings for MIPS based BCM63XX SoCs
H A Dgpio-gate-clock.txt1 Binding for simple gpio gated clock.
H A Daltr_socfpga.txt13 can get gated.
H A Dfsl,sai-clock.yaml20 This is a composite of a gated clock and a divider clock.
H A Dste-u300-syscon-clock.txt3 Bindings for the gated system controller clocks:
H A Dvt8500.txt33 Gated device clocks:
/freebsd/lib/libpmc/pmu-events/arch/arm64/ampere/emag/
H A Dclock.json7 "PublicDescription": "FSU clocking gated off cycle",
10 "BriefDescription": "FSU clocking gated off cycle"
/freebsd/sys/contrib/device-tree/Bindings/power/
H A Dapple,pmgr-pwrstate.yaml68 0 = power gated, 4 = clock gated, 15 = on.
/freebsd/sys/contrib/device-tree/Bindings/arm/msm/
H A Dqcom,idle-state.txt26 Retention: Retention is a low power state where the core is clock gated and
50 be flushed, system bus, clocks - lowered, and SoC main XO clock gated and
/freebsd/include/protocols/
H A Drouted.h59 * such as `gated` to use this file to define RIPv1.
124 /* Gated extended RIP to include a "poll" command instead of using
/freebsd/sys/contrib/device-tree/Bindings/memory-controllers/
H A Drockchip,rk3399-dmc.yaml100 self-refresh mode. The controller, pi, PHY and DRAM clock will be gated
313 self-refresh mode. The controller, pi, PHY and DRAM clock will be gated
332 sr-mc-gate-idle-dis-freq, the clock will not be gated when idle. See also
/freebsd/sys/contrib/device-tree/src/arm/aspeed/
H A Dast2500-facebook-netbmc-common.dtsi18 * when reset type is set to default ("soc", gated by reset mask registers).
/freebsd/sys/contrib/device-tree/Bindings/timer/
H A Darm,sp804.yaml15 free-running mode. The input clock is shared, but can be gated and prescaled
/freebsd/sys/contrib/device-tree/src/arm/rockchip/
H A Drk3288-veyron-brain.dts27 /* This is gated by vcc_18 too */
/freebsd/sys/contrib/device-tree/Bindings/mfd/
H A Dmaxim,max77686.yaml21 (gated/ungated) over I2C. The clock IDs are defined as preprocessor macros
H A Dmaxim,max77802.yaml22 (gated/ungated) over I2C. The clock IDs are defined as preprocessor macros
/freebsd/contrib/llvm-project/libunwind/src/
H A DRWMutex.hpp87 // Calls to the locking functions are gated on pthread_create, and not the
/freebsd/sys/contrib/device-tree/Bindings/fpga/
H A Dfpga-region.yaml55 branch that may be gated independently.
107 region (PRR0-2) gets its own split of the busses that is independently gated by
/freebsd/sys/contrib/device-tree/src/arm/nxp/imx/
H A Dimx6qdl-sr-som-ti.dtsi56 * the clock not being output. Instead, use a gated clock

1234