Home
last modified time | relevance | path

Searched +full:fully +full:- +full:featured (Results 1 – 5 of 5) sorted by relevance

/linux/Documentation/devicetree/bindings/net/
H A Dti,dp83869.yaml1 # SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - $ref: ethernet-phy.yaml#
14 - Andrew Davis <afd@ti.com>
17 The DP83869HM device is a robust, fully-featured Gigabit (PHY) transceiver
18 with integrated PMD sublayers that supports 10BASE-Te, 100BASE-TX and
19 1000BASE-T Ethernet protocols. The DP83869 also supports 1000BASE-X and
20 100BASE-FX Fiber protocols.
23 the DP83869HM can run 1000BASE-X-to-1000BASE-T and 100BASE-FX-to-100BASE-TX
[all …]
H A Dti,dp83867.yaml1 # SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - $ref: ethernet-controller.yaml#
14 - Andrew Davis <afd@ti.com>
17 The DP83867 device is a robust, low power, fully featured Physical Layer
18 transceiver with integrated PMD sublayers to support 10BASE-Te, 100BASE-TX
19 and 1000BASE-T Ethernet protocols.
34 nvmem-cells:
40 nvmem-cell-names:
[all …]
/linux/arch/mips/loongson64/
H A Denv.c1 // SPDX-License-Identifier: GPL-2.0-or-later
17 #include <linux/dma-map-ops.h>
65 int node, len, depth = -1; in lefi_fixup_fdt_serial()
69 for (node = fdt_next_node(fdt, -1, &depth); in lefi_fixup_fdt_serial()
76 clk = fdt_getprop_w(fdt, node, "clock-frequency", &len); in lefi_fixup_fdt_serial()
78 pr_warn("UART 0x%llx misses clock-frequency property\n", in lefi_fixup_fdt_serial()
80 return -ENOENT; in lefi_fixup_fdt_serial()
82 pr_warn("UART 0x%llx has invalid clock-frequency property\n", in lefi_fixup_fdt_serial()
84 return -EINVAL; in lefi_fixup_fdt_serial()
92 return -ENODEV; in lefi_fixup_fdt_serial()
[all …]
/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_color.c1 // SPDX-License-Identifier: MIT
45 * implemented per-plane color management was not a thing yet. Because
47 * properties to pre-blending HW functions. This is incompatible with
48 * per-plane color management, such as via the AMD private properties or
50 * with per-plane color management is the GAMMA property as it is
51 * applied post-blending.
54 * when the kernel is built explicitly with -DAMD_PRIVATE_COLOR. They
55 * are temporary building blocks on the path to full-fledged &drm_plane
63 * -------------------
68 * - Input gamma LUT (de-normalized)
[all …]
/linux/drivers/net/ethernet/sfc/
H A Dmcdi_pcol.h1 /* SPDX-License-Identifier: GPL-2.0-only */
4 * Copyright 2009-2018 Solarflare Communications Inc.
5 * Copyright 2019-2020 Xilinx Inc.
13 /* Power-on reset state */
35 /* The 'doorbell' addresses are hard-wired to alert the MC when written */
38 /* The rest of these are firmware-defined */
46 /* Values to be written to the per-port status dword in shared
71 * | | \--- Response
72 * | \------- Error
73 * \------------------------------ Resync (always set)
[all …]