Searched +full:exynos5250 +full:- +full:usbdrd +full:- +full:phy (Results 1 – 8 of 8) sorted by relevance
/freebsd/sys/contrib/device-tree/Bindings/phy/ |
H A D | samsung,usb3-drd-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/phy/samsung,usb3-drd-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Samsung Exynos SoC USB 3.0 DRD PHY USB 2.0 PHY 10 - Krzysztof Kozlowski <krzk@kernel.org> 11 - Marek Szyprowski <m.szyprowski@samsung.com> 12 - Sylwester Nawrocki <s.nawrocki@samsung.com> 15 For samsung,exynos5250-usbdrd-phy and samsung,exynos5420-usbdrd-phy 16 compatible PHYs, the second cell in the PHY specifier identifies the [all …]
|
H A D | samsung-phy.txt | 2 ------------------------------------------------- 5 - compatible : should be one of the listed compatibles: 6 - "samsung,s5pv210-mipi-video-phy" 7 - "samsung,exynos5420-mipi-video-phy" 8 - "samsung,exynos5433-mipi-video-phy" 9 - #phy-cells : from the generic phy bindings, must be 1; 12 - syscon - phandle to the PMU system controller 14 In case of exynos5433 compatible PHY: 15 - samsung,pmu-syscon - phandle to the PMU system controller 16 - samsung,disp-sysreg - phandle to the DISP system registers controller [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/samsung/ |
H A D | exynos54xx.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 5 * Copyright (c) 2012-2013 Samsung Electronics Co., Ltd. 28 arm_a7_pmu: arm-a7-pmu { 29 compatible = "arm,cortex-a7-pmu"; 30 interrupt-parent = <&gic>; 38 arm_a15_pmu: arm-a15-pmu { 39 compatible = "arm,cortex-a15-pmu"; 40 interrupt-parent = <&combiner>; 49 compatible = "arm,armv7-timer"; 54 clock-frequency = <24000000>; [all …]
|
H A D | exynos5250.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Samsung Exynos5250 SoC device tree source 8 * Samsung Exynos5250 SoC device nodes are listed in this file. 9 * Exynos5250 based board files can include this file and provide 13 * Exynos5250 SoC. As device tree coverage for Exynos5250 increases, 17 #include <dt-bindings/clock/exynos5250.h> 19 #include "exynos4-cpu-thermal.dtsi" 20 #include <dt-bindings/clock/exynos-audss-clk.h> 23 compatible = "samsung,exynos5250", "samsung,exynos5"; 46 #address-cells = <1>; [all …]
|
H A D | exynos5250-smdk5250.dts | 1 // SPDX-License-Identifier: GPL-2.0 9 /dts-v1/; 10 #include <dt-bindings/clock/maxim,max77686.h> 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/interrupt-controller/irq.h> 13 #include "exynos5250.dtsi" 16 model = "Samsung SMDK5250 board based on Exynos5250"; 17 compatible = "samsung,smdk5250", "samsung,exynos5250", "samsung,exynos5"; 31 stdout-path = "serial2:115200n8"; 34 vdd: fixed-regulator-vdd { [all …]
|
H A D | exynos5250-arndale.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Samsung's Exynos5250 based Arndale board device tree source 9 /dts-v1/; 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/interrupt-controller/irq.h> 12 #include <dt-bindings/input/input.h> 13 #include <dt-bindings/clock/samsung,s2mps11.h> 14 #include <dt-bindings/sound/samsung-i2s.h> 15 #include "exynos5250.dtsi" 18 model = "Insignal Arndale evaluation board based on Exynos5250"; [all …]
|
H A D | exynos5250-spring.dts | 1 // SPDX-License-Identifier: GPL-2.0 9 /dts-v1/; 10 #include <dt-bindings/clock/samsung,s2mps11.h> 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/interrupt-controller/irq.h> 13 #include <dt-bindings/input/input.h> 14 #include "exynos5250.dtsi" 18 compatible = "google,spring", "samsung,exynos5250", "samsung,exynos5"; 19 chassis-type = "laptop"; 33 stdout-path = "serial3:115200n8"; [all …]
|
H A D | exynos5250-snow-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/clock/maxim,max77686.h> 10 #include <dt-bindings/interrupt-controller/irq.h> 11 #include <dt-bindings/input/input.h> 12 #include <dt-bindings/sound/samsung-i2 [all...] |