Home
last modified time | relevance | path

Searched +full:exynos4412 +full:- +full:isp +full:- +full:clock (Results 1 – 8 of 8) sorted by relevance

/linux/Documentation/devicetree/bindings/clock/
H A Dsamsung,exynos4412-isp-clock.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/clock/samsung,exynos4412-isp-clock.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Samsung Exynos4412 SoC ISP clock controller
10 - Chanwoo Choi <cw00.choi@samsung.com>
11 - Krzysztof Kozlowski <krzk@kernel.org>
12 - Sylwester Nawrocki <s.nawrocki@samsung.com>
13 - Tomasz Figa <tomasz.figa@gmail.com>
16 Clock controller for Samsung Exynos4412 SoC FIMC-ISP (Camera ISP)
[all …]
H A Dsamsung,exynos-clock.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/clock/samsung,exynos-clock.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Samsung Exynos SoC clock controller
10 - Chanwoo Choi <cw00.choi@samsung.com>
11 - Krzysztof Kozlowski <krzk@kernel.org>
12 - Sylwester Nawrocki <s.nawrocki@samsung.com>
13 - Tomasz Figa <tomasz.figa@gmail.com>
17 dt-bindings/clock/ headers.
[all …]
/linux/arch/arm/boot/dts/samsung/
H A Dexynos4x12.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung's Exynos4412 SoC device tree source
19 #include "exynos4-cpu-thermal.dtsi"
27 fimc-lite0 = &fimc_lite_0;
28 fimc-lite1 = &fimc_lite_1;
31 bus_acp: bus-acp {
32 compatible = "samsung,exynos-bus";
33 clocks = <&clock CLK_DIV_ACP>;
34 clock-names = "bus";
35 operating-points-v2 = <&bus_acp_opp_table>;
[all …]
H A Dexynos4412-galaxy-s3.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung's Exynos4412 based Galaxy S3 board device tree source
9 /dts-v1/;
10 #include <dt-bindings/leds/common.h>
11 #include "exynos4412-midas.dtsi"
19 led-controller {
21 flen-gpios = <&gpj1 1 GPIO_ACTIVE_HIGH>;
22 enset-gpios = <&gpj1 2 GPIO_ACTIVE_HIGH>;
24 pinctrl-names = "default", "host", "isp";
25 pinctrl-0 = <&camera_flash_host>;
[all …]
/linux/drivers/clk/samsung/
H A Dclk-exynos4412-isp.c1 // SPDX-License-Identifier: GPL-2.0-only
6 * Common Clock Framework support for Exynos4412 ISP module.
9 #include <dt-bindings/clock/exynos4.h>
12 #include <linux/clk-provider.h>
19 /* Exynos4x12 specific registers, which belong to ISP power domain */
25 /* NOTE: Must be equal to the last clock ID increased by one */
51 GATE(CLK_ISP_FIMC_ISP, "isp", "aclk200", E4X12_GATE_ISP0, 0, 0, 0),
97 samsung_clk_save(ctx->reg_base, exynos4x12_save_isp, in exynos4x12_isp_clk_suspend()
106 samsung_clk_restore(ctx->reg_base, exynos4x12_save_isp, in exynos4x12_isp_clk_resume()
114 struct device *dev = &pdev->dev; in exynos4x12_isp_clk_probe()
[all …]
H A DMakefile1 # SPDX-License-Identifier: GPL-2.0
3 # Samsung Clock specific Makefile
6 obj-$(CONFIG_COMMON_CLK) += clk.o clk-pll.o clk-cpu.o
7 obj-$(CONFIG_EXYNOS_3250_COMMON_CLK) += clk-exynos3250.o
8 obj-$(CONFIG_EXYNOS_4_COMMON_CLK) += clk-exynos4.o
9 obj-$(CONFIG_EXYNOS_4_COMMON_CLK) += clk-exynos4412-isp.o
10 obj-$(CONFIG_EXYNOS_5250_COMMON_CLK) += clk-exynos5250.o
11 obj-$(CONFIG_EXYNOS_5250_COMMON_CLK) += clk-exynos5-subcmu.o
12 obj-$(CONFIG_EXYNOS_5260_COMMON_CLK) += clk-exynos5260.o
13 obj-$(CONFIG_EXYNOS_5410_COMMON_CLK) += clk-exynos5410.o
[all …]
/linux/include/dt-bindings/clock/
H A Dexynos4.h1 /* SPDX-License-Identifier: GPL-2.0 */
6 * Device Tree binding constants for Exynos4 clock controller.
54 #define CLK_SCLK_MDNIE0 141 /* Exynos4412 only */
82 #define CLK_SCLK_MIPIHSI 169 /* Exynos4412 only */
123 #define CLK_MDNIE0 285 /* Exynos4412 only */
214 /* gate clocks - ppmu */
242 /* Exynos4x12 ISP clocks */
/linux/drivers/media/platform/samsung/exynos4-is/
H A Dfimc-core.c1 // SPDX-License-Identifier: GPL-2.0-or-later
5 * Copyright (C) 2010-2012 Samsung Electronics Co., Ltd.
24 #include <media/v4l2-ioctl.h>
25 #include <media/videobuf2-v4l2.h>
26 #include <media/videobuf2-dma-contig.h>
28 #include "fimc-core.h"
29 #include "fimc-reg.h"
30 #include "media-dev.h"
197 if (!ctx->scaler.enabled) in fimc_check_scaler_ratio()
198 return (sw == dw && sh == dh) ? 0 : -EINVAL; in fimc_check_scaler_ratio()
[all …]