Home
last modified time | relevance | path

Searched full:eic (Results 1 – 15 of 15) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/gpio/
H A Dsprd,gpio-eic.yaml5 $id: http://devicetree.org/schemas/gpio/sprd,gpio-eic.yaml#
8 title: Unisoc EIC controller
16 The EIC is the abbreviation of external interrupt controller, which can
17 be used only in input mode. The Spreadtrum platform has 2 EIC controllers,
18 one is in digital chip, and another one is in PMIC. The digital chip EIC
19 controller contains 4 sub-modules, i.e. EIC-debounce, EIC-latch, EIC-async and
20 EIC-sync. But the PMIC EIC controller contains only one EIC-debounce sub-
23 The EIC-debounce sub-module provides up to 8 source input signal
32 The EIC-latch sub-module is used to latch some special power down signals
33 and generate interrupts, since the EIC-latch does not depend on the APB
[all …]
H A Dgpio-eic-sprd.txt1 Spreadtrum EIC controller bindings
3 The EIC is the abbreviation of external interrupt controller, which can
4 be used only in input mode. The Spreadtrum platform has 2 EIC controllers,
5 one is in digital chip, and another one is in PMIC. The digital chip EIC
6 controller contains 4 sub-modules: EIC-debounce, EIC-latch, EIC-async and
7 EIC-sync. But the PMIC EIC controller contains only one EIC-debounce sub-
10 The EIC-debounce sub-module provides up to 8 source input signal
19 The EIC-latch sub-module is used to latch some special power down signals
20 and generate interrupts, since the EIC-latch does not depend on the APB
23 The EIC-async sub-module uses a 32kHz clock to capture the short signals
[all …]
/freebsd/sys/contrib/device-tree/Bindings/interrupt-controller/
H A Dmicrochip,eic.yaml4 $id: http://devicetree.org/schemas/interrupt-controller/microchip,eic.yaml#
19 - microchip,sama7g5-eic
61 eic: interrupt-controller@e1628000 {
62 compatible = "microchip,sama7g5-eic";
H A Dmicrochip,sama7g5-eic.yaml4 $id: http://devicetree.org/schemas/interrupt-controller/microchip,sama7g5-eic.yaml#
19 - microchip,sama7g5-eic
61 eic: interrupt-controller@e1628000 {
62 compatible = "microchip,sama7g5-eic";
H A Dmips-gic.txt25 This property is ignored if the CPU is started in EIC mode.
H A Dmti,gic.yaml43 route interrupts. This property is ignored if the CPU is started in EIC
/freebsd/sys/contrib/device-tree/src/arm64/sprd/
H A Dwhale2.dtsi205 compatible = "sprd,sc9860-eic-debounce";
215 compatible = "sprd,sc9860-eic-latch";
225 compatible = "sprd,sc9860-eic-async";
235 compatible = "sprd,sc9860-eic-sync";
H A Dsc2731.dtsi55 compatible = "sprd,sc2731-eic";
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsSEFrameLowering.cpp592 // EIC interrupt handling needs to read the Cause register to disable in emitInterruptPrologueStub()
594 if (IntKind == "eic") { in emitInterruptPrologueStub()
631 // Build the configuration for disabling lower priority interrupts. Non EIC in emitInterruptPrologueStub()
632 // interrupts need to be masked off with zero, EIC from the Cause register. in emitInterruptPrologueStub()
637 // If the interrupt we're tied to is the EIC, switch the source for the in emitInterruptPrologueStub()
639 if (IntKind == "eic") { in emitInterruptPrologueStub()
/freebsd/contrib/llvm-project/clang/lib/CodeGen/Targets/
H A DMips.cpp86 case MipsInterruptAttr::eic: Kind = "eic"; break; in setTargetAttributes()
/freebsd/sys/contrib/device-tree/src/arm/microchip/
H A Dsama7g5.dtsi650 eic: interrupt-controller@e1628000 { label
651 compatible = "microchip,sama7g5-eic";
/freebsd/contrib/dialog/
H A Ddlg_keys.c433 CURSES_NAME(EIC),
/freebsd/contrib/llvm-project/clang/include/clang/Basic/
H A DAttr.td1897 "vector=hw4", "vector=hw5", "eic", ""],
1899 "hw4", "hw5", "eic", "eic"]
H A DAttrDocs.td2330 an interrupt service routine that handles an External Interrupt Controller (eic)
2331 generated interrupt. This behavior can be explicitly requested with the "eic"
2357 defaults to "eic".
/freebsd/contrib/ncurses/misc/
H A Dterminfo.src23788 ich1=\EIC, il1=\EIL, ind=\ESU, kbs=^H, kcub1=^N, kcud1=^K,