| /freebsd/contrib/wpa/src/drivers/ |
| H A D | driver_roboswitch.c | 2 * WPA Supplicant - roboswitch driver interface
3 * Copyright (c) 2008-2012 Jouke Witteveen
41 #define ROBO_ARLCTRL_ADDR_2 0x20 /* Multiport address 2 */
42 #define ROBO_ARLCTRL_VEC_2 0x26 /* Multiport vector 2 */
66 /* Copied from the kernel-only part of mii.h. */
69 return (struct mii_ioctl_data *) &rq->ifr_ifru; in if_mii()
74 * RoboSwitch uses 16-bit Big Endian addresses.
80 for (i = 0; i < ETH_ALEN; i += 2) in wpa_driver_roboswitch_addr_be16()
81 be[(ETH_ALEN - i) / 2 - 1] = WPA_GET_BE16(addr + i); in wpa_driver_roboswitch_addr_be16()
86 struct wpa_driver_roboswitch_data *drv, u8 reg) in wpa_driver_roboswitch_mdio_read() argument
[all …]
|
| H A D | driver_atheros.c | 5 * Copyright (c) 2005-2007, Jouni Malinen <j@w1.fi>
183 get80211param(struct atheros_driver_data *drv, int op, int *data) in get80211param() argument
188 os_strlcpy(iwr.ifr_name, drv->iface, IFNAMSIZ); in get80211param()
191 if (ioctl(drv->ioctl_sock, IEEE80211_IOCTL_GETPARAM, &iwr) < 0) in get80211param()
192 return -1; in get80211param()
201 set80211priv(struct atheros_driver_data *drv, int op, void *data, int len) in set80211priv() argument
206 /* Certain ioctls must use the non-inlined method */ in set80211priv()
212 os_strlcpy(iwr.ifr_name, drv->iface, IFNAMSIZ); in set80211priv()
228 if (ioctl(drv->ioctl_sock, op, &iwr) < 0) { in set80211priv()
231 __func__, drv->iface, op, in set80211priv()
[all …]
|
| H A D | driver_hostap.c | 3 * Copyright (c) 2003-2005, Jouni Malinen <j@w1.fi>
58 static void handle_data(struct hostap_driver_data *drv, u8 *buf, size_t len, in handle_data() argument
71 fc = le_to_host16(hdr->frame_control); in handle_data()
78 sa = hdr->addr2; in handle_data()
82 wpa_supplicant_event(drv->hapd, EVENT_RX_FROM_UNKNOWN, &event); in handle_data()
85 left = len - sizeof(*hdr); in handle_data()
97 left -= sizeof(rfc1042_header); in handle_data()
99 if (left < 2) { in handle_data()
105 pos += 2; in handle_data()
106 left -= 2; in handle_data()
[all …]
|
| H A D | driver_wext.c | 3 * Copyright (c) 2003-2015, Jouni Malinen <j@w1.fi>
9 * When used with WE-18 or newer, this interface can be used as-is with number
37 static int wpa_driver_wext_finish_drv_init(struct wpa_driver_wext_data *drv);
38 static void wpa_driver_wext_disconnect(struct wpa_driver_wext_data *drv);
42 int wpa_driver_wext_set_auth_param(struct wpa_driver_wext_data *drv, in wpa_driver_wext_set_auth_param() argument
49 os_strlcpy(iwr.ifr_name, drv->ifname, IFNAMSIZ); in wpa_driver_wext_set_auth_param()
53 if (ioctl(drv->ioctl_sock, SIOCSIWAUTH, &iwr) < 0) { in wpa_driver_wext_set_auth_param()
59 ret = errno == EOPNOTSUPP ? -2 : -1; in wpa_driver_wext_set_auth_param()
67 * wpa_driver_wext_get_bssid - Get BSSID, SIOCGIWAP
70 * Returns: 0 on success, -1 on failure
[all …]
|
| H A D | driver_ndis.c | 2 * WPA Supplicant - Windows/NDIS driver interface
3 * Copyright (c) 2004-2007, Jouni Malinen <j@w1.fi>
41 int wpa_driver_register_event_cb(struct wpa_driver_ndis_data *drv);
47 static void wpa_driver_ndis_poll(void *drv);
49 static int wpa_driver_ndis_adapter_init(struct wpa_driver_ndis_data *drv);
50 static int wpa_driver_ndis_adapter_open(struct wpa_driver_ndis_data *drv);
51 static void wpa_driver_ndis_adapter_close(struct wpa_driver_ndis_data *drv);
161 UCHAR Reserved[2];
262 Ndis802_11StatusType_PMKID_CandidateList = 2,
306 #define Ndis802_11StatusType_PMKID_CandidateList 2
[all …]
|
| H A D | driver_nl80211_monitor.c | 2 * Driver interaction with Linux nl80211/cfg80211 - AP monitor interface
3 * Copyright (c) 2002-2014, Jouni Malinen <j@w1.fi>
4 * Copyright (c) 2003-2004, Instant802 Networks, Inc.
5 * Copyright (c) 2005-2006, Devicescape Software, Inc.
7 * Copyright (c) 2009-2010, Atheros Communications
33 fc = le_to_host16(hdr->frame_control); in handle_tx_callback()
38 event.tx_status.dst = hdr->addr1; in handle_tx_callback()
46 static void from_unknown_sta(struct wpa_driver_nl80211_data *drv, in from_unknown_sta() argument
56 fc = le_to_host16(hdr->frame_control); in from_unknown_sta()
60 event.rx_from_unknown.addr = hdr->addr2; in from_unknown_sta()
[all …]
|
| /freebsd/sys/contrib/device-tree/src/arm/samsung/ |
| H A D | exynos4x12-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung's Exynos4x12 SoCs pin-mux and pin-config device tree source
8 * Samsung's Exynos4x12 SoCs pin-mux and pin-config options are listed as device
12 #include "exynos-pinctrl.h"
15 pin- ## _pin { \
17 samsung,pin-con-pdn = <EXYNOS_PIN_PDN_ ##_mode>; \
18 samsung,pin-pud-pdn = <EXYNOS_PIN_PULL_ ##_pull>; \
22 gpa0: gpa0-gpio-bank {
23 gpio-controller;
24 #gpio-cells = <2>;
[all …]
|
| H A D | s5pv210-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung's S5PV210 SoC device tree source - pin control-related
6 * Copyright (c) 2013-2014 Samsung Electronics, Co. Ltd.
11 * Samsung's S5PV210 SoC pin banks, pin-mux and pin-config options are
15 #include "s5pv210-pinctrl.h"
18 pin- ## _pi
[all...] |
| H A D | exynos4210-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung's Exynos4210 SoC pin-mux and pin-config device tree source
5 * Copyright (c) 2011-2012 Samsung Electronics Co., Ltd.
7 * Copyright (c) 2011-2012 Linaro Ltd.
10 * Samsung's Exynos4210 SoC pin-mux and pin-config options are listed as device
14 #include "exynos-pinctrl.h"
17 gpa0: gpa0-gpio-bank {
18 gpio-controller;
19 #gpio-cells = <2>;
21 interrupt-controller;
[all …]
|
| H A D | exynos5250-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung's Exynos5250 SoC pin-mux and pin-config device tree source
8 * Samsung's Exynos5250 SoC pin-mux and pin-config options are listed as device
12 #include "exynos-pinctrl.h"
15 gpa0: gpa0-gpio-bank {
16 gpio-controller;
17 #gpio-cells = <2>;
19 interrupt-controller;
20 #interrupt-cells = <2>;
23 gpa1: gpa1-gpio-bank {
[all …]
|
| H A D | exynos5420-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung's Exynos5420 SoC pin-mux and pin-config device tree source
8 * Samsung's Exynos5420 SoC pin-mux and pin-config options are listed as device
12 #include "exynos-pinctrl.h"
15 gpy7: gpy7-gpio-bank {
16 gpio-controller;
17 #gpio-cells = <2>;
19 interrupt-controller;
20 #interrupt-cells = <2>;
23 gpx0: gpx0-gpio-bank {
[all …]
|
| H A D | exynos3250-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung's Exynos3250 SoCs pin-mux and pin-config device tree source
8 * Samsung's Exynos3250 SoCs pin-mux and pin-config options are listed as device
12 #include "exynos-pinctrl.h"
15 pin- ## _pin { \
17 samsung,pin-function = <EXYNOS_PIN_FUNC_INPUT>; \
18 samsung,pin-pud = <EXYNOS_PIN_PULL_ ##_pull>; \
19 samsung,pin-drv = <EXYNOS4_PIN_DRV_ ##_drv>; \
23 pin- ## _pin { \
25 samsung,pin-con-pdn = <EXYNOS_PIN_PDN_ ##_mode>; \
[all …]
|
| H A D | exynos5260-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung's Exynos5260 SoC pin-mux and pin-config device tree source
8 * Samsung's Exynos5260 SoC pin-mux and pin-config options are listed as device
12 #include "exynos-pinctrl.h"
15 gpa0: gpa0-gpio-bank {
16 gpio-controller;
17 #gpio-cells = <2>;
19 interrupt-controller;
20 #interrupt-cells = <2>;
23 gpa1: gpa1-gpio-bank {
[all …]
|
| H A D | exynos5410-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0
3 * Exynos5410 SoC pin-mux and pin-config device tree source
9 #include "exynos-pinctrl.h"
12 gpa0: gpa0-gpio-bank {
13 gpio-controller;
14 #gpio-cells = <2>;
16 interrupt-controller;
17 #interrupt-cells = <2>;
20 gpa1: gpa1-gpio-bank {
21 gpio-controller;
[all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/exynos/ |
| H A D | exynos5433-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung's Exynos5433 SoC pin-mux and pin-config device tree source
8 * Samsung's Exynos5433 SoC pin-mux and pin-config options are listed as device
12 #include "exynos-pinctrl.h"
15 pin- ## _pin { \
17 samsung,pin-function = <EXYNOS_PIN_FUNC_ ##_func>; \
18 samsung,pin-pud = <EXYNOS_PIN_PULL_ ##_pull>; \
19 samsung,pin-drv = <EXYNOS5433_PIN_DRV_ ##_drv>; \
29 PIN(_pin, 2, _pull, _drv)
32 gpa0: gpa0-gpio-bank {
[all …]
|
| H A D | exynos7-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung's Exynos7 SoC pin-mux and pin-config device tree source
8 * Samsung's Exynos7 SoC pin-mux and pin-config options are listed as
12 #include "exynos-pinctrl.h"
15 gpa0: gpa0-gpio-bank {
16 gpio-controller;
17 #gpio-cells = <2>;
19 interrupt-controller;
20 interrupt-parent = <&gic>;
21 #interrupt-cells = <2>;
[all …]
|
| H A D | exynos7885-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung Exynos7885 SoC pin-mux and pin-config device tree source
8 * Samsung's Exynos7885 SoC pin-mux and pin-config options are listed as
12 #include <dt-bindings/interrupt-controller/arm-gic.h>
13 #include "exynos-pinctrl.h"
16 etc0: etc0-gpio-bank {
17 gpio-controller;
18 #gpio-cells = <2>;
20 interrupt-controller;
21 #interrupt-cells = <2>;
[all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/rockchip/ |
| H A D | rockchip-pinconf.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 /omit-if-no-ref/
8 pcfg_pull_up: pcfg-pull-up {
9 bias-pull-up;
12 /omit-if-no-ref/
13 pcfg_pull_down: pcfg-pull-down {
14 bias-pull-down;
17 /omit-if-no-ref/
18 pcfg_pull_none: pcfg-pull-none {
19 bias-disable;
[all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/exynos/google/ |
| H A D | gs101-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only
3 * GS101 SoC pin-mux and pin-config device tree source
5 * Copyright 2019-2023 Google LLC
6 * Copyright 2023 Linaro Ltd - <peter.griffin@linaro.org>
9 #include "gs101-pinctrl.h"
12 gpa0: gpa0-gpio-bank {
13 gpio-controller;
14 #gpio-cells = <2>;
15 interrupt-controller;
16 #interrupt-cells = <2>;
[all …]
|
| /freebsd/tools/tools/kdrv/ |
| H A D | KernelDriver | 2 # Tcl magic -*- tcl -*- \
6 # KernelDriver - FreeBSD driver source installer
18 # 2. Redistributions in binary form must reproduce the above copyright
21 # 3. Neither the name of the author nor the names of any co-contributors
39 # KernelDriver provides a means for installing source-form drivers into FreeBSD
100 set candidate [glob -nocomplain "$hint/*.drvinfo"];
142 # described above, and fill in the global Drv array.
146 global Drv Options;
152 set Drv(description) "";
153 set Drv(driver) "";
[all …]
|
| /freebsd/sys/contrib/dev/iwlwifi/ |
| H A D | iwl-drv.c | 1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
3 * Copyright (C) 2005-2014, 2018-2024 Intel Corporation
4 * Copyright (C) 2013-2015 Intel Mobile Communications GmbH
5 * Copyright (C) 2016-2017 Intel Deutschland GmbH
11 #include <linux/dma-mapping.h>
16 #include "iwl-drv.h"
17 #include "iwl-csr.h"
18 #include "iwl-debug.h"
19 #include "iwl-trans.h"
20 #include "iwl-op-mode.h"
[all …]
|
| /freebsd/sys/dev/ida/ |
| H A D | ida_disk.c | 1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
12 * 2. Redistributions in binary form must reproduce the above copyright
83 * to complete. Multi-page transfers are supported. All I/O requests must
89 struct idad_softc *drv; in idad_strategy() local
91 drv = bp->bio_disk->d_drv1; in idad_strategy()
92 if (drv == NULL) { in idad_strategy()
93 bp->bio_error = EINVAL; in idad_strategy()
100 if (drv->flags & DRV_WRITEPROT && (bp->bio_cmd == BIO_WRITE)) { in idad_strategy()
101 bp->bio_error = EROFS; in idad_strategy()
[all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/tesla/ |
| H A D | fsd-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0
3 * Tesla Full Self-Driving SoC device tree source
5 * Copyright (c) 2017-2021 Samsung Electronics Co., Ltd.
7 * Copyright (c) 2017-2021 Tesla, Inc.
11 #include "fsd-pinctrl.h"
14 gpf0: gpf0-gpio-bank {
15 gpio-controller;
16 #gpio-cells = <2>;
18 interrupt-controller;
19 #interrupt-cells = <2>;
[all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/soc/qcom/ |
| H A D | rpmh-rsc.txt | 2 ------------
10 The hardware block (Direct Resource Voter or DRV) is a part of the h/w entity
13 be written to from Linux. The structure of each DRV follows the same template
17 have powered off to facilitate idle power saving. TCS could be classified as -
35 - compatible:
38 Definition: Should be "qcom,rpmh-rsc".
40 - reg:
42 Value type: <prop-encoded-array>
44 DRV(s). The number of DRVs in the dependent on the RSC.
45 The tcs-offset specifies the start address of the
[all …]
|
| H A D | qcom,rpmh-rsc.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
4 $id: http://devicetree.org/schemas/soc/qcom/qcom,rpmh-rsc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Bjorn Andersson <bjorn.andersson@linaro.org>
19 The hardware block (Direct Resource Voter or DRV) is a part of the h/w entity
22 be written to from Linux. The structure of each DRV follows the same template
27 ACTIVE - Triggered by Linux
28 SLEEP - Triggered by F/W
29 WAKE - Triggered by F/W
[all …]
|