Home
last modified time | relevance | path

Searched full:dp_phy (Results 1 – 11 of 11) sorted by relevance

/linux/drivers/phy/mediatek/
H A Dphy-mtk-dp.c87 struct mtk_dp_phy *dp_phy = phy_get_drvdata(phy); in mtk_dp_phy_init() local
97 regmap_bulk_write(dp_phy->regs, MTK_DP_LANE0_DRIVING_PARAM_3, in mtk_dp_phy_init()
99 regmap_bulk_write(dp_phy->regs, MTK_DP_LANE1_DRIVING_PARAM_3, in mtk_dp_phy_init()
101 regmap_bulk_write(dp_phy->regs, MTK_DP_LANE2_DRIVING_PARAM_3, in mtk_dp_phy_init()
103 regmap_bulk_write(dp_phy->regs, MTK_DP_LANE3_DRIVING_PARAM_3, in mtk_dp_phy_init()
111 struct mtk_dp_phy *dp_phy = phy_get_drvdata(phy); in mtk_dp_phy_configure() local
134 regmap_write(dp_phy->regs, MTK_DP_PHY_DIG_BIT_RATE, val); in mtk_dp_phy_configure()
137 regmap_update_bits(dp_phy->regs, MTK_DP_PHY_DIG_PLL_CTL_1, in mtk_dp_phy_configure()
145 struct mtk_dp_phy *dp_phy = phy_get_drvdata(phy); in mtk_dp_phy_reset() local
147 regmap_update_bits(dp_phy->regs, MTK_DP_PHY_DIG_SW_RST, in mtk_dp_phy_reset()
[all …]
/linux/drivers/gpu/drm/msm/dp/
H A Ddp_ctrl.c1319 enum drm_dp_phy dp_phy) in msm_dp_ctrl_update_phy_vx_px() argument
1362 if (dp_phy == DP_PHY_DPRX) in msm_dp_ctrl_update_phy_vx_px()
1365 reg = DP_TRAINING_LANE0_SET_PHY_REPEATER(dp_phy); in msm_dp_ctrl_update_phy_vx_px()
1375 u8 pattern, enum drm_dp_phy dp_phy) in msm_dp_ctrl_train_pattern_set() argument
1388 if (dp_phy == DP_PHY_DPRX) in msm_dp_ctrl_train_pattern_set()
1391 reg = DP_TRAINING_PATTERN_SET_PHY_REPEATER(dp_phy); in msm_dp_ctrl_train_pattern_set()
1422 int *training_step, enum drm_dp_phy dp_phy) in msm_dp_ctrl_link_train_1() argument
1430 ctrl->panel->dpcd, dp_phy, false); in msm_dp_ctrl_link_train_1()
1440 DP_LINK_SCRAMBLING_DISABLE, dp_phy); in msm_dp_ctrl_link_train_1()
1443 ret = msm_dp_ctrl_update_phy_vx_px(ctrl, dp_phy); in msm_dp_ctrl_link_train_1()
[all …]
/linux/include/drm/display/
H A Ddrm_dp.h1537 #define DP_LTTPR_BASE(dp_phy) \ argument
1539 ((dp_phy) - DP_PHY_LTTPR1))
1541 #define DP_LTTPR_REG(dp_phy, lttpr1_reg) \ argument
1542 (DP_LTTPR_BASE(dp_phy) - DP_LTTPR_BASE(DP_PHY_LTTPR1) + (lttpr1_reg))
1545 #define DP_TRAINING_PATTERN_SET_PHY_REPEATER(dp_phy) \ argument
1546 DP_LTTPR_REG(dp_phy, DP_TRAINING_PATTERN_SET_PHY_REPEATER1)
1549 #define DP_TRAINING_LANE0_SET_PHY_REPEATER(dp_phy) \ argument
1550 DP_LTTPR_REG(dp_phy, DP_TRAINING_LANE0_SET_PHY_REPEATER1)
1556 #define DP_TRAINING_AUX_RD_INTERVAL_PHY_REPEATER(dp_phy) \ argument
1557 DP_LTTPR_REG(dp_phy, DP_TRAINING_AUX_RD_INTERVAL_PHY_REPEATER1)
[all …]
H A Ddrm_dp_helper.h49 enum drm_dp_phy dp_phy, bool uhbr);
51 enum drm_dp_phy dp_phy, bool uhbr);
73 const char *drm_dp_phy_name(enum drm_dp_phy dp_phy);
699 enum drm_dp_phy dp_phy,
763 enum drm_dp_phy dp_phy,
803 int drm_dp_dump_lttpr_desc(struct drm_dp_aux *aux, enum drm_dp_phy dp_phy);
/linux/Documentation/devicetree/bindings/clock/
H A Dqcom,dispcc-sm8x50.yaml108 <&dp_phy 0>,
109 <&dp_phy 1>;
/linux/Documentation/devicetree/bindings/display/msm/
H A Ddp-controller.yaml342 assigned-clock-parents = <&dp_phy 0>, <&dp_phy 1>;
344 phys = <&dp_phy>;
H A Dqcom,sc7180-mdss.yaml272 assigned-clock-parents = <&dp_phy 0>, <&dp_phy 1>;
273 phys = <&dp_phy>;
/linux/Documentation/devicetree/bindings/display/bridge/
H A Dcdns,mhdp8546.yaml140 phys = <&dp_phy>;
/linux/Documentation/devicetree/bindings/display/samsung/
H A Dsamsung,exynos5-dp.yaml144 phys = <&dp_phy>;
/linux/arch/arm/boot/dts/samsung/
H A Dexynos5420.dtsi933 dp_phy: dp-phy { label
1213 phys = <&dp_phy>;
/linux/arch/arm64/boot/dts/qcom/
H A Dtalos.dtsi4479 "dp_phy";