Searched full:dispcc0 (Results 1 – 8 of 8) sorted by relevance
/linux/Documentation/devicetree/bindings/display/msm/ |
H A D | qcom,sc8280xp-mdss.yaml | 68 power-domains = <&dispcc0 MDSS_GDSC>; 71 <&dispcc0 DISP_CC_MDSS_AHB_CLK>, 72 <&dispcc0 DISP_CC_MDSS_MDP_CLK>; 77 resets = <&dispcc0 DISP_CC_MDSS_CORE_BCR>; 101 <&dispcc0 DISP_CC_MDSS_AHB_CLK>, 102 <&dispcc0 DISP_CC_MDSS_MDP_LUT_CLK>, 103 <&dispcc0 DISP_CC_MDSS_MDP_CLK>, 104 <&dispcc0 DISP_CC_MDSS_VSYNC_CLK>; 112 assigned-clocks = <&dispcc0 DISP_CC_MDSS_VSYNC_CLK>;
|
H A D | qcom,sc8280xp-dpu.yaml | 67 <&dispcc0 DISP_CC_MDSS_AHB_CLK>, 68 <&dispcc0 DISP_CC_MDSS_MDP_LUT_CLK>, 69 <&dispcc0 DISP_CC_MDSS_MDP_CLK>, 70 <&dispcc0 DISP_CC_MDSS_VSYNC_CLK>; 78 assigned-clocks = <&dispcc0 DISP_CC_MDSS_MDP_CLK>, 79 <&dispcc0 DISP_CC_MDSS_VSYNC_CLK>;
|
/linux/Documentation/devicetree/bindings/clock/ |
H A D | qcom,dispcc-sc8280xp.yaml | 22 - qcom,sc8280xp-dispcc0 63 compatible = "qcom,sc8280xp-dispcc0";
|
/linux/arch/arm64/boot/dts/qcom/ |
H A D | sc8280xp.dtsi | 4096 <&dispcc0 DISP_CC_MDSS_AHB_CLK>, 4097 <&dispcc0 DISP_CC_MDSS_MDP_CLK>; 4106 power-domains = <&dispcc0 MDSS_GDSC>; 4107 resets = <&dispcc0 DISP_CC_MDSS_CORE_BCR>; 4125 <&dispcc0 DISP_CC_MDSS_AHB_CLK>, 4126 <&dispcc0 DISP_CC_MDSS_MDP_LUT_CLK>, 4127 <&dispcc0 DISP_CC_MDSS_MDP_CLK>, 4128 <&dispcc0 DISP_CC_MDSS_VSYNC_CLK>; 4139 assigned-clocks = <&dispcc0 DISP_CC_MDSS_VSYNC_CLK>; 4214 clocks = <&dispcc0 DISP_CC_MDSS_AHB_CLK>, [all …]
|
H A D | sa8295p-adp.dts | 309 &dispcc0 {
|
H A D | sc8280xp-crd.dts | 392 &dispcc0 {
|
H A D | sc8280xp-lenovo-thinkpad-x13s.dts | 646 &dispcc0 {
|
/linux/drivers/clk/qcom/ |
H A D | dispcc-sc8280xp.c | 3191 { .compatible = "qcom,sc8280xp-dispcc0", .data = &disp0_cc_sc8280xp_desc },
|