Searched +full:dispcc +full:- +full:sc8280xp (Results 1 – 5 of 5) sorted by relevance
/linux/drivers/clk/qcom/ |
H A D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0 2 obj-$(CONFIG_COMMON_CLK_QCOM) += clk-qcom.o 4 clk-qcom-y += common.o 5 clk-qcom-y += clk-regmap.o 6 clk-qcom-y += clk-alpha-pll.o 7 clk-qcom-y += clk-pll.o 8 clk-qcom-y += clk-rcg.o 9 clk-qcom-y += clk-rcg2.o 10 clk-qcom-y += clk-branch.o 11 clk-qcom-y += clk-regmap-divider.o [all …]
|
H A D | dispcc-sc8280xp.c | 1 // SPDX-License-Identifier: GPL-2.0-only 7 #include <linux/clk-provider.h> 14 #include <linux/reset-controller.h> 16 #include <dt-bindings/clock/qcom,dispcc-sc8280xp.h> 18 #include "clk-alpha-pll.h" 19 #include "clk-branch.h" 20 #include "clk-rcg.h" 21 #include "clk-regmap-divider.h" 3145 desc = device_get_match_data(&pdev->dev); in disp_cc_sc8280xp_probe() 3147 ret = devm_pm_runtime_enable(&pdev->dev); in disp_cc_sc8280xp_probe() [all …]
|
/linux/Documentation/devicetree/bindings/clock/ |
H A D | qcom,dispcc-sc8280xp.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/clock/qcom,dispcc-sc8280xp.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm Display Clock & Reset Controller on SC8280XP 10 - Bjorn Andersson <bjorn.andersson@linaro.org> 14 power domains for the two MDSS instances on SC8280XP. 17 include/dt-bindings/clock/qcom,dispcc-sc8280xp.h 22 - qcom,sc8280xp-dispcc0 23 - qcom,sc8280xp-dispcc1 [all …]
|
/linux/Documentation/devicetree/bindings/display/msm/ |
H A D | qcom,sc8280xp-mdss.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/display/msm/qcom,sc8280xp-mdss.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm SC8280XP Mobile Display Subsystem 10 - Bjorn Andersson <andersson@kernel.org> 14 sub-blocks like DPU display controller, DSI and DP interfaces etc. 16 $ref: /schemas/display/msm/mdss-common.yaml# 20 const: qcom,sc8280xp-mdss 24 - description: Display AHB clock from gcc [all …]
|
/linux/arch/arm64/boot/dts/qcom/ |
H A D | x1e80100.dtsi | 1 // SPDX-License-Identifier: BSD-3-Clause 6 #include <dt-bindings/clock/qcom,rpmh.h> 7 #include <dt-bindings/clock/qcom,sc8280xp-lpasscc.h> 8 #include <dt-bindings/clock/qcom,x1e80100-dispcc.h> 9 #include <dt-bindings/clock/qcom,x1e80100-gcc.h> 10 #include <dt-bindings/clock/qcom,x1e80100-gpucc.h> 11 #include <dt-bindings/clock/qcom,x1e80100-tcsr.h> 12 #include <dt-bindings/dma/qcom-gpi.h> 13 #include <dt-bindings/interconnect/qcom,icc.h> 14 #include <dt-bindings/interconnect/qcom,x1e80100-rpmh.h> [all …]
|