Searched full:disp_cc_mdss_core_bcr (Results 1 – 22 of 22) sorted by relevance
| /linux/include/dt-bindings/clock/ |
| H A D | qcom,dispcc-qcm2290.h | 36 #define DISP_CC_MDSS_CORE_BCR 0 macro
|
| H A D | qcom,sm6375-dispcc.h | 36 #define DISP_CC_MDSS_CORE_BCR 0 macro
|
| H A D | qcom,sm4450-dispcc.h | 47 #define DISP_CC_MDSS_CORE_BCR 0 macro
|
| H A D | qcom,dispcc-sm8350.h | 70 #define DISP_CC_MDSS_CORE_BCR 0 macro
|
| H A D | qcom,dispcc-sm8250.h | 70 #define DISP_CC_MDSS_CORE_BCR 0 macro
|
| H A D | qcom,dispcc-sm8150.h | 70 #define DISP_CC_MDSS_CORE_BCR 0 macro
|
| H A D | qcom,x1e80100-dispcc.h | 90 #define DISP_CC_MDSS_CORE_BCR 0 macro
|
| H A D | qcom,sm8550-dispcc.h | 93 #define DISP_CC_MDSS_CORE_BCR 0 macro
|
| H A D | qcom,sm8450-dispcc.h | 95 #define DISP_CC_MDSS_CORE_BCR 0 macro
|
| H A D | qcom,dispcc-sc8280xp.h | 93 #define DISP_CC_MDSS_CORE_BCR 0 macro
|
| /linux/Documentation/devicetree/bindings/display/msm/ |
| H A D | qcom,sc8280xp-mdss.yaml | 77 resets = <&dispcc0 DISP_CC_MDSS_CORE_BCR>;
|
| H A D | qcom,sm8450-mdss.yaml | 101 resets = <&dispcc DISP_CC_MDSS_CORE_BCR>;
|
| /linux/drivers/clk/qcom/ |
| H A D | dispcc-x1e80100.c | 1620 [DISP_CC_MDSS_CORE_BCR] = { 0x8000 },
|
| /linux/arch/arm64/boot/dts/qcom/ |
| H A D | qcm2290.dtsi | 1749 resets = <&dispcc DISP_CC_MDSS_CORE_BCR>;
|
| H A D | sc8280xp.dtsi | 4230 resets = <&dispcc0 DISP_CC_MDSS_CORE_BCR>;
5562 resets = <&dispcc1 DISP_CC_MDSS_CORE_BCR>;
|
| H A D | sar2130p.dtsi | 2035 resets = <&dispcc DISP_CC_MDSS_CORE_BCR>;
|
| H A D | sm8350.dtsi | 2762 resets = <&dispcc DISP_CC_MDSS_CORE_BCR>;
|
| H A D | sc8180x.dtsi | 2959 resets = <&dispcc DISP_CC_MDSS_CORE_BCR>;
|
| H A D | sm8450.dtsi | 3316 resets = <&dispcc DISP_CC_MDSS_CORE_BCR>;
|
| H A D | sm8550.dtsi | 3647 resets = <&dispcc DISP_CC_MDSS_CORE_BCR>;
|
| H A D | sm8650.dtsi | 5192 resets = <&dispcc DISP_CC_MDSS_CORE_BCR>;
|
| H A D | x1e80100.dtsi | 5185 resets = <&dispcc DISP_CC_MDSS_CORE_BCR>;
|