Home
last modified time | relevance | path

Searched full:disp_cc_mdss_byte0_clk_src (Results 1 – 25 of 45) sorted by relevance

12

/linux/drivers/clk/qcom/
H A Ddispcc-sm6350.c153 static struct clk_rcg2 disp_cc_mdss_byte0_clk_src = { variable
159 .name = "disp_cc_mdss_byte0_clk_src",
174 &disp_cc_mdss_byte0_clk_src.clkr.hw,
376 &disp_cc_mdss_byte0_clk_src.clkr.hw,
698 [DISP_CC_MDSS_BYTE0_CLK_SRC] = &disp_cc_mdss_byte0_clk_src.clkr,
H A Ddispcc-x1e80100.c273 static struct clk_rcg2 disp_cc_mdss_byte0_clk_src = { variable
280 .name = "disp_cc_mdss_byte0_clk_src",
674 &disp_cc_mdss_byte0_clk_src.clkr.hw,
820 &disp_cc_mdss_byte0_clk_src.clkr.hw,
1543 [DISP_CC_MDSS_BYTE0_CLK_SRC] = &disp_cc_mdss_byte0_clk_src.clkr,
/linux/include/dt-bindings/clock/
H A Dqcom,sm6115-dispcc.h15 #define DISP_CC_MDSS_BYTE0_CLK_SRC 5 macro
H A Dqcom,dispcc-qcm2290.h14 #define DISP_CC_MDSS_BYTE0_CLK_SRC 4 macro
H A Dqcom,sm6375-dispcc.h15 #define DISP_CC_MDSS_BYTE0_CLK_SRC 4 macro
H A Dqcom,dispcc-sm6125.h13 #define DISP_CC_MDSS_BYTE0_CLK_SRC 4 macro
H A Dqcom,dispcc-sc7180.h14 #define DISP_CC_MDSS_BYTE0_CLK_SRC 5 macro
H A Dqcom,dispcc-sm6350.h15 #define DISP_CC_MDSS_BYTE0_CLK_SRC 4 macro
H A Dqcom,sm4450-dispcc.h14 #define DISP_CC_MDSS_BYTE0_CLK_SRC 4 macro
H A Dqcom,dispcc-sc7280.h14 #define DISP_CC_MDSS_BYTE0_CLK_SRC 4 macro
H A Dqcom,dispcc-sdm845.h13 #define DISP_CC_MDSS_BYTE0_CLK_SRC 3 macro
H A Dqcom,dispcc-sm8350.h13 #define DISP_CC_MDSS_BYTE0_CLK_SRC 3 macro
H A Dqcom,dispcc-sm8250.h13 #define DISP_CC_MDSS_BYTE0_CLK_SRC 3 macro
H A Dqcom,dispcc-sm8150.h13 #define DISP_CC_MDSS_BYTE0_CLK_SRC 3 macro
H A Dqcom,x1e80100-dispcc.h15 #define DISP_CC_MDSS_BYTE0_CLK_SRC 5 macro
H A Dqcom,sm8550-dispcc.h15 #define DISP_CC_MDSS_BYTE0_CLK_SRC 5 macro
H A Dqcom,sm8450-dispcc.h14 #define DISP_CC_MDSS_BYTE0_CLK_SRC 4 macro
H A Dqcom,dispcc-sc8280xp.h18 #define DISP_CC_MDSS_BYTE0_CLK_SRC 8 macro
/linux/Documentation/devicetree/bindings/display/msm/
H A Dqcom,qcm2290-mdss.yaml167 … assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>, <&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>;
H A Dqcom,sm6125-mdss.yaml170 assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>,
H A Dqcom,sm6115-mdss.yaml158 … assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>, <&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>;
H A Dqcom,sm6375-mdss.yaml169 assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>,
H A Dqcom,sm6350-mdss.yaml177 assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>,
H A Dqcom,sdm670-mdss.yaml172 assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>,
H A Dqcom,sdm845-mdss.yaml168 assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>,

12