Searched full:disp_cc_mdss_byte0_clk (Results 1 – 25 of 52) sorted by relevance
123
| /freebsd/sys/contrib/device-tree/include/dt-bindings/clock/ |
| H A D | qcom,dispcc-qcm2290.h | 13 #define DISP_CC_MDSS_BYTE0_CLK 3 macro
|
| H A D | qcom,sm6115-dispcc.h | 14 #define DISP_CC_MDSS_BYTE0_CLK 4 macro
|
| H A D | qcom,dispcc-sm6125.h | 12 #define DISP_CC_MDSS_BYTE0_CLK 3 macro
|
| H A D | qcom,sm6375-dispcc.h | 14 #define DISP_CC_MDSS_BYTE0_CLK 3 macro
|
| H A D | qcom,dispcc-sc7180.h | 13 #define DISP_CC_MDSS_BYTE0_CLK 4 macro
|
| H A D | qcom,dispcc-sm6350.h | 14 #define DISP_CC_MDSS_BYTE0_CLK 3 macro
|
| H A D | qcom,sm4450-dispcc.h | 13 #define DISP_CC_MDSS_BYTE0_CLK 3 macro
|
| H A D | qcom,dispcc-sc7280.h | 13 #define DISP_CC_MDSS_BYTE0_CLK 3 macro
|
| H A D | qcom,dispcc-sdm845.h | 12 #define DISP_CC_MDSS_BYTE0_CLK 2 macro
|
| H A D | qcom,qcs615-dispcc.h | 12 #define DISP_CC_MDSS_BYTE0_CLK 2 macro
|
| H A D | qcom,milos-dispcc.h | 16 #define DISP_CC_MDSS_BYTE0_CLK 5 macro
|
| H A D | qcom,dispcc-sm8150.h | 12 #define DISP_CC_MDSS_BYTE0_CLK 2 macro
|
| H A D | qcom,dispcc-sm8250.h | 12 #define DISP_CC_MDSS_BYTE0_CLK 2 macro
|
| H A D | qcom,dispcc-sm8350.h | 12 #define DISP_CC_MDSS_BYTE0_CLK 2 macro
|
| H A D | qcom,x1e80100-dispcc.h | 14 #define DISP_CC_MDSS_BYTE0_CLK 4 macro
|
| H A D | qcom,dispcc-sc8280xp.h | 17 #define DISP_CC_MDSS_BYTE0_CLK 7 macro
|
| H A D | qcom,sm8450-dispcc.h | 13 #define DISP_CC_MDSS_BYTE0_CLK 3 macro
|
| H A D | qcom,sm8550-dispcc.h | 14 #define DISP_CC_MDSS_BYTE0_CLK 4 macro
|
| H A D | qcom,sm8650-dispcc.h | 14 #define DISP_CC_MDSS_BYTE0_CLK 4 macro
|
| H A D | qcom,sm8750-dispcc.h | 20 #define DISP_CC_MDSS_BYTE0_CLK 8 macro
|
| /freebsd/sys/contrib/device-tree/Bindings/display/msm/ |
| H A D | qcom,qcm2290-mdss.yaml | 155 clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK>,
|
| H A D | qcom,sm6115-mdss.yaml | 146 clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK>,
|
| H A D | qcom,sm6375-mdss.yaml | 156 clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK>,
|
| H A D | qcom,sm6350-mdss.yaml | 164 clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK>,
|
| H A D | qcom,sm8350-mdss.yaml | 202 clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK>,
|
123