Home
last modified time | relevance | path

Searched full:delays (Results 1 – 25 of 411) sorted by relevance

12345678910>>...17

/linux/kernel/
H A Ddelayacct.c19 d->type##_delay_max = tsk->delays->type##_delay_max; \
20 d->type##_delay_min = tsk->delays->type##_delay_min; \
21 d->type##_delay_max_ts.tv_sec = tsk->delays->type##_delay_max_ts.tv_sec; \
22 d->type##_delay_max_ts.tv_nsec = tsk->delays->type##_delay_max_ts.tv_nsec; \
23 tmp = d->type##_delay_total + tsk->delays->type##_delay; \
25 d->type##_count += tsk->delays->type##_count; \
100 tsk->delays = kmem_cache_zalloc(delayacct_cache, GFP_KERNEL); in __delayacct_tsk_init()
101 if (tsk->delays) in __delayacct_tsk_init()
102 raw_spin_lock_init(&tsk->delays->lock);
131 current->delays
[all...]
/linux/drivers/gpu/drm/i915/display/
H A Dintel_lvds.c61 struct intel_pps_delays delays; member
167 pps->delays.power_up = REG_FIELD_GET(PANEL_POWER_UP_DELAY_MASK, val); in intel_lvds_pps_get_hw_state()
168 pps->delays.backlight_on = REG_FIELD_GET(PANEL_LIGHT_ON_DELAY_MASK, val); in intel_lvds_pps_get_hw_state()
171 pps->delays.power_down = REG_FIELD_GET(PANEL_POWER_DOWN_DELAY_MASK, val); in intel_lvds_pps_get_hw_state()
172 pps->delays.backlight_off = REG_FIELD_GET(PANEL_LIGHT_OFF_DELAY_MASK, val); in intel_lvds_pps_get_hw_state()
185 pps->delays.power_cycle = val * 1000; in intel_lvds_pps_get_hw_state()
188 pps->delays.power_up == 0 && in intel_lvds_pps_get_hw_state()
189 pps->delays.backlight_on == 0 && in intel_lvds_pps_get_hw_state()
190 pps->delays.power_down == 0 && in intel_lvds_pps_get_hw_state()
191 pps->delays.backlight_off == 0) { in intel_lvds_pps_get_hw_state()
[all …]
/linux/Documentation/devicetree/bindings/net/
H A Dhisilicon-femac.txt19 - hisilicon,phy-reset-delays-us: triplet of delays if PHY reset signal given.
40 hisilicon,phy-reset-delays-us = <10000 20000 20000>;
H A Dhisilicon-hix5hd2-gmac.txt28 - hisilicon,phy-reset-delays-us: triplet of delays if PHY reset signal given.
55 hisilicon,phy-reset-delays-us = <10000 10000 30000>;
H A Dti,dp83867.yaml93 delays will be left at their default values, as set by the PHY's pin
97 should use "rgmii-id" if internal delays are desired as this may be
98 changed in future to cause "rgmii" mode to disable delays.
/linux/Documentation/devicetree/bindings/spi/
H A Dnvidia,tegra210-quad-peripheral-props.yaml16 Delays the clock going out to device with this tap value.
25 Delays the clock coming in from the device with this tap value.
/linux/arch/loongarch/lib/
H A Ddelay.c25 * Use only for very small delays ( < 1 msec). Should probably use a
27 * short delays. This is a "reasonable" implementation, though (and the
/linux/tools/time/
H A Dudelay_test.sh7 # and exercises a variety of delays to ensure that udelay() is delaying
55 echo "ERROR: $count delays failed to delay long enough"
/linux/arch/mips/lib/
H A Ddelay.c45 * Use only for very small delays ( < 1 msec). Should probably use a
47 * short delays. This is a "reasonable" implementation, though (and the
/linux/Documentation/devicetree/bindings/gpio/
H A Dgpio-delay.yaml42 Specifies the pin, ramp-up and ramp-down delays. The
43 delays are specified in microseconds.
/linux/Documentation/devicetree/bindings/iio/adc/
H A Dti,am3359-adc.yaml34 description: List of open delays for each channel of ADC in the order of
43 description: List of sample delays for each channel of ADC in the order of
/linux/arch/arm/include/asm/
H A Ddelay.h73 * Use only for very small delays ( < 2 msec). Should probably use a
75 * short delays. This is a "reasonable" implementation, though (and the
/linux/include/asm-generic/
H A Ddelay.h38 * When inserting delays in non atomic context which are shorter than the time
42 * is a threshold for all delays up to 10 microseconds.
/linux/drivers/mmc/host/
H A Dsdhci-of-arasan.c155 * @clk_phase_in: Array of Input Clock Phase Delays for all speed modes
156 * @clk_phase_out: Array of Output Clock Phase Delays for all speed modes
157 * @set_clk_delays: Function pointer for setting Clock Delays
416 /* Set the Input and Output Clock Phase Delays */ in sdhci_arasan_set_clock()
760 * sdhci_zynqmp_sdcardclk_set_phase - Set the SD Output Clock Tap Delays
765 * Set the SD Output Clock Tap Delays for Output path
826 * sdhci_zynqmp_sampleclk_set_phase - Set the SD Input Clock Tap Delays
831 * Set the SD Input Clock Tap Delays for Input path
892 * sdhci_versal_sdcardclk_set_phase - Set the SD Output Clock Tap Delays
897 * Set the SD Output Clock Tap Delays for Output path
[all …]
/linux/include/uapi/linux/
H A Dtaskstats.h62 * few fields are not delays
77 /* Following four fields atomically updated using task->delays->lock */
80 * does not account for delays in I/O submission
/linux/arch/m68k/include/asm/
H A Ddelay.h85 * Use only for very small delays ( < 1 msec). Should probably use a
87 * short delays. This is a "reasonable" implementation, though (and the
/linux/Documentation/devicetree/bindings/mmc/
H A Dcdns,sdhci.yaml36 # PHY DLL input delays:
86 # PHY DLL clock delays:
/linux/Documentation/process/debugging/
H A Ddriver_development_debugging_guide.rst41 - Can cause delays in the execution of the code (beneficial to confirm whether
47 - Can cause delays in the execution of the code (which can cause issues to be
60 delays into the code execution, causing issues to be flaky or hidden.)
/linux/tools/perf/util/
H A Dbpf_lock_contention.c270 /* resolve lock name in delays */ in lock_contention_prepare()
277 con->delays[i].sym, in lock_contention_prepare()
281 con->delays[i].sym); in lock_contention_prepare()
285 con->delays[i].addr = map__unmap_ip(kmap, sym->start); in lock_contention_prepare()
386 bpf_map_update_elem(fd, &con->delays[i].addr, &con->delays[i].time, BPF_ANY); in lock_contention_prepare()
/linux/tools/bpf/runqslower/
H A Drunqslower.c
/linux/drivers/char/
H A Dhangcheck-timer.c13 * The hangcheck-timer driver uses the TSC to catch delays that
147 * Enable to investigate delays in detail in hangcheck_fire()
/linux/sound/soc/sdca/
H A Dsdca_functions.c1219 struct sdca_pde_delay *delays; in find_sdca_entity_pde() local
1230 dev_err(dev, "%s: delays not multiple of %d\n", in find_sdca_entity_pde()
1234 dev_err(dev, "%s: maximum number of transition delays exceeded\n", in find_sdca_entity_pde()
1250 delays = devm_kcalloc(dev, num_delays, sizeof(*delays), GFP_KERNEL); in find_sdca_entity_pde()
1251 if (!delays) in find_sdca_entity_pde()
1255 delays[i].from_ps = delay_list[j++]; in find_sdca_entity_pde()
1256 delays[i].to_ps = delay_list[j++]; in find_sdca_entity_pde()
1257 delays[i].us = delay_list[j++]; in find_sdca_entity_pde()
1260 delays[i].from_ps, delays[i].to_ps, delays[i].us); in find_sdca_entity_pde()
1264 power->max_delay = delays; in find_sdca_entity_pde()
/linux/Documentation/devicetree/bindings/mfd/
H A Dmax77620.txt34 and power-down delays (sequencing). GPIO1, GPIO2, and GPIO3 can be programmed
50 power sequencer, the power up and power down delays can be specified in
/linux/tools/memory-model/litmus-tests/
H A DR+poonceonces.litmus8 * store propagation delays.
/linux/drivers/md/
H A Ddm-delay.c5 * A target that delays reads and/or writes and can send
214 * Delays are specified in milliseconds.
281 * In case of small requested delays, use kthread instead of in delay_ctr()

12345678910>>...17