Home
last modified time | relevance | path

Searched +full:delay +full:- +full:line (Results 1 – 25 of 1151) sorted by relevance

12345678910>>...47

/linux/drivers/hid/intel-thc-hid/intel-quicki2c/
H A Dquicki2c-dev.h1 /* SPDX-License-Identifier: GPL-2.0 */
7 #include <linux/hid-over-i2c.h>
43 /* Max interrupt delay capability is 2.56ms */
46 /* Default interrupt delay is 1ms, suitable for most devices */
72 * struct quicki2c_subip_acpi_parameter - QuickI2C ACPI DSD parameters
88 * struct quicki2c_subip_acpi_config - QuickI2C ACPI DSD parameters
89 * @SMHX: Standard Mode (100 kbit/s) Serial Clock Line HIGH Period
90 * @SMLX: Standard Mode (100 kbit/s) Serial Clock Line LOW Period
91 * @SMTD: Standard Mode (100 kbit/s) Serial Data Line Transmit Hold Period
93 * @FMHX: Fast Mode (400 kbit/s) Serial Clock Line HIGH Period
[all …]
/linux/arch/arm64/boot/dts/hisilicon/
H A Dhi6220-hikey.dts1 // SPDX-License-Identifier: GPL-2.0
9 /dts-v1/;
11 #include "hikey-pinctrl.dtsi"
12 #include <dt-bindings/gpio/gpio.h>
16 compatible = "hisilicon,hi6220-hikey", "hisilicon,hi6220";
26 stdout-path = "serial3:115200n8";
32 * 0x05e0,0000 - 0x05ef,ffff: MCU firmware runtime using
33 * 0x05f0,1000 - 0x05f0,1fff: Reboot reason
34 * 0x06df,f000 - 0x06df,ffff: Mailbox message data
35 * 0x0740,f000 - 0x0740,ffff: MCU firmware section
[all …]
H A Dhi3660-hikey960.dts1 // SPDX-License-Identifier: GPL-2.0
9 /dts-v1/;
12 #include "hikey960-pinctrl.dtsi"
13 #include <dt-bindings/gpio/gpio.h>
14 #include <dt-bindings/input/input.h>
15 #include <dt-bindings/interrupt-controller/irq.h>
16 #include <dt-bindings/usb/pd.h>
20 compatible = "hisilicon,hi3660-hikey960", "hisilicon,hi3660";
35 stdout-path = "serial6:115200n8";
44 reserved-memory {
[all …]
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx6q-apalis-eval-v1.2.dts1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
6 /dts-v1/;
8 #include "imx6q-apalis-eval.dtsi"
12 compatible = "toradex,apalis_imx6q-eval-v1.2", "toradex,apalis_imx6q",
15 reg_3v3_mmc: regulator-3v3-mmc {
16 compatible = "regulator-fixed";
17 enable-active-high;
19 off-on-delay-us = <100000>;
20 pinctrl-names = "default";
21 pinctrl-0 = <&pinctrl_enable_3v3_mmc>;
[all …]
H A Dimx6dl-victgo.dts1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
7 /dts-v1/;
9 #include "imx6qdl-vicut1.dtsi"
15 gpio-keys {
16 compatible = "gpio-keys";
17 pinctrl-names = "default";
18 pinctrl-0 = <&pinctrl_gpiokeys>;
21 key-power {
25 wakeup-source;
28 key-enter {
[all …]
/linux/Documentation/devicetree/bindings/power/reset/
H A Dgpio-restart.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/power/reset/gpio-restart.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Sebastian Reichel <sre@kernel.org>
13 Drive a GPIO line that can be used to restart the system from a restart handler.
16 request the given gpio line and install a restart handler. If the optional properties
17 'open-source' is not found, the GPIO line will be driven in the inactive state. Otherwise its
22 This will also cause an inactive->active edge condition, triggering positive edge triggered
23 reset. After a delay specified by active-delay, the GPIO is set to inactive, thus causing an
[all …]
H A Dgpio-poweroff.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/power/reset/gpio-poweroff.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Sebastian Reichel <sre@kernel.org>
13 System power off support via a GPIO line. When a shutdown is
15 from inactive to active. After a delay (active-delay-ms) it
17 delay (inactive-delay-ms) it is configured as active again.
19 the system is still running after waiting some time (timeout-ms).
22 - $ref: restart-handler.yaml#
[all …]
H A Dltc2952-poweroff.txt9 - compatible: Must contain: "lltc,ltc2952"
10 - watchdog-gpios: phandle + gpio-specifier for the GPIO connected to the
11 chip's watchdog line
12 - kill-gpios: phandle + gpio-specifier for the GPIO connected to the
13 chip's kill line
16 - trigger-gpios: phandle + gpio-specifier for the GPIO connected to the
17 chip's trigger line. If this property is not set, the
20 - trigger-delay-ms The number of milliseconds to wait after trigger line
29 trigger-gpios = <&gpio0 1 GPIO_ACTIVE_LOW>;
30 trigger-delay-ms = <2000>;
[all …]
/linux/tools/accounting/
H A Ddelaytop.c1 // SPDX-License-Identifier: GPL-2.0
3 * delaytop.c - system-wide delay monitoring tool.
5 * This tool provides real-time monitoring and statistics of
6 * system, container, and task-level delays, including CPU,
7 * memory, IO, and IRQ. It supports both interactive (top-like),
8 * and can output delay information for the whole system, specific
12 * - Collects per-task delay accounting statistics via taskstats.
13 * - Collects system-wide PSI information.
14 * - Supports sorting, filtering.
15 * - Supports both interactive (screen refresh).
[all …]
/linux/drivers/w1/masters/
H A Dw1-gpio.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * w1-gpio - GPIO w1 bus master driver
8 #include <linux/delay.h>
26 static u8 w1_gpio_set_pullup(void *data, int delay) in w1_gpio_set_pullup() argument
30 if (delay) { in w1_gpio_set_pullup()
31 ddata->pullup_duration = delay; in w1_gpio_set_pullup()
33 if (ddata->pullup_duration) { in w1_gpio_set_pullup()
35 * This will OVERRIDE open drain emulation and force-pull in w1_gpio_set_pullup()
36 * the line high for some time. in w1_gpio_set_pullup()
38 gpiod_set_raw_value(ddata->gpiod, 1); in w1_gpio_set_pullup()
[all …]
/linux/arch/arm/boot/dts/gemini/
H A Dgemini-sq201.dts1 // SPDX-License-Identifier: GPL-2.0
6 /dts-v1/;
9 #include <dt-bindings/input/input.h>
14 #address-cells = <1>;
15 #size-cells = <1>;
24 stdout-path = &uart0;
28 compatible = "gpio-keys";
30 button-setup {
31 debounce-interval = <100>;
32 wakeup-source;
[all …]
H A Dgemini-sl93512r.dts1 // SPDX-License-Identifier: GPL-2.0
5 * "Gemini324 EV-Board" before Storm acquired Storlink Semiconductor.
9 /dts-v1/;
12 #include <dt-bindings/input/input.h>
15 model = "Storlink Semiconductor Gemini324 EV-Board / Storm Semiconductor SL93512R_BRD";
17 #address-cells = <1>;
18 #size-cells = <1>;
28 stdout-path = &uart0;
32 compatible = "gpio-keys";
34 button-wps {
[all …]
/linux/arch/sparc/kernel/
H A Ditlb_miss.S1 /* SPDX-License-Identifier: GPL-2.0 */
2 /* ITLB ** ICACHE line 1: Context 0 check and TSB load */
8 srlx %g6, 22, %g6 ! Delay slot
12 /* ITLB ** ICACHE line 2: TSB compare and TLB load */
18 nop ! Delay slot, fill me
22 /* ITLB ** ICACHE line 3: */
32 /* ITLB ** ICACHE line 4: */
/linux/Documentation/devicetree/bindings/mmc/
H A Dmmc-controller-common.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/mmc/mmc-controller-common.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Ulf Hansson <ulf.hansson@linaro.org>
14 possible slots or ports for multi-slot controllers.
17 "#address-cells":
22 "#size-cells":
29 broken-cd:
34 cd-gpios:
[all …]
H A Dsprd,sdhci-r11.yaml1 # SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/mmc/sprd,sdhci-r11.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Orson Zhai <orsonzhai@gmail.com>
11 - Baolin Wang <baolin.wang7@gmail.com>
12 - Chunyan Zhang <zhang.lyra@gmail.com>
16 const: sprd,sdhci-r11
27 - description: SDIO source clock
28 - description: gate clock for enabling/disabling the device
[all …]
/linux/tools/kvm/kvm_stat/
H A Dkvm_stat2 # SPDX-License-Identifier: GPL-2.0-only
4 # top-like utility for displaying kvm statistics
6 # Copyright 2006-2008 Qumranet Technologies
7 # Copyright 2008-2011 Red Hat, Inc.
15 - as a top-like text ui
16 - in a key -> value format
17 - in an all keys, all values format
325 for line in open('/proc/cpuinfo'):
326 if not line.startswith('flags'):
329 flags = line.split()
[all …]
/linux/Documentation/devicetree/bindings/serial/
H A Drs485.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
9 description: The RTS signal is capable of automatically controlling line
10 direction for the built-in half-duplex mode. The properties described
11 hereafter shall be given to a half-duplex capable UART node.
14 - Rob Herring <robh@kernel.org>
17 rs485-rts-delay:
18 description: prop-encoded-array <a b>
19 $ref: /schemas/types.yaml#/definitions/uint32-array
[all …]
/linux/Documentation/devicetree/bindings/mtd/
H A Dorion-nand.txt4 - compatible : "marvell,orion-nand".
5 - reg : Base physical address of the NAND and length of memory mapped
9 - cle : Address line number connected to CLE. Default is 0
10 - ale : Address line number connected to ALE. Default is 1
11 - bank-width : Width in bytes of the device. Default is 1
12 - chip-delay : Chip dependent delay for transferring data from array to read
15 The device tree may optionally contain sub-nodes describing partitions of the
21 #address-cells = <1>;
22 #size-cells = <1>;
25 bank-width = <1>;
[all …]
/linux/arch/arm/boot/dts/st/
H A Dste-ux500-samsung-gavini.dts1 // SPDX-License-Identifier: GPL-2.0-only
3 * Devicetree for the Samsung Galaxy Beam GT-I8530 also known as Gavini.
6 /dts-v1/;
7 #include "ste-db8500.dtsi"
8 #include "ste-ab8500.dtsi"
9 #include "ste-dbx5x0-pinctrl.dtsi"
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/leds/common.h>
12 #include <dt-bindings/input/input.h>
13 #include <dt-bindings/interrupt-controller/irq.h>
[all …]
/linux/Documentation/devicetree/bindings/sound/
H A Dmicrochip,sama7g5-pdmc.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/microchip,sama7g5-pdmc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Codrin Ciubotariu <codrin.ciubotariu@microchip.com>
17 - $ref: dai-common.yaml#
21 const: microchip,sama7g5-pdmc
26 "#sound-dai-cells":
34 - description: Peripheral Bus Clock
35 - description: Generic Clock
[all …]
/linux/include/drm/display/
H A Ddrm_dsc.h1 /* SPDX-License-Identifier: MIT
45 * struct drm_dsc_rc_range_parameters - DSC Rate Control range parameters
67 * struct drm_dsc_config - Parameters required to configure DSC
75 * Bits per component for previous reconstructed line buffer
84 * Flag to indicate if RGB - YCoCg conversion is needed
89 * @slice_count: Number fo slices per line used by the DSC encoder
144 * Number of pixels to delay the initial transmission
149 * Initial decoder delay, number of pixel times that the decoder
163 * line of slice.
173 u16 rc_buf_thresh[DSC_NUM_BUF_RANGES - 1];
[all …]
/linux/arch/arm64/boot/dts/freescale/
H A Dimx8mp-verdin-dev.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
7 native-hdmi-connector {
8 compatible = "hdmi-connector";
14 remote-endpoint = <&hdmi_tx_out>;
19 reg_eth2phy: regulator-eth2phy {
20 compatible = "regulator-fixed";
21 enable-active-high;
23 off-on-delay-us = <500000>;
24 regulator-max-microvolt = <3300000>;
25 regulator-min-microvolt = <3300000>;
[all …]
H A Dimx8qm-apalis.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
6 #include "imx8qm-apalis-v1.1.dtsi"
18 * doesn't support setting internal PHY delay for TXC line for
19 * this PHY model. Use delay on MAC side instead.
22 phy-mode = "rgmii-rxid";
26 enable-gpios = <&lsio_gpio4 27 GPIO_ACTIVE_HIGH>;
33 pinctrl-names = "default";
34 pinctrl-0 = <&pinctrl_lpi2c0>;
35 #address-cells = <1>;
36 #size-cells = <0>;
[all …]
/linux/arch/arm64/boot/dts/mediatek/
H A Dmt8192.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
7 /dts-v1/;
8 #include <dt-bindings/clock/mt8192-clk.h>
9 #include <dt-bindings/gce/mt8192-gce.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #include <dt-bindings/interrupt-controller/irq.h>
12 #include <dt-bindings/memory/mt8192-larb-port.h>
13 #include <dt-bindings/pinctrl/mt8192-pinfunc.h>
14 #include <dt-bindings/phy/phy.h>
15 #include <dt-bindings/power/mt8192-power.h>
[all …]
/linux/drivers/staging/fbtft/
H A Dfb_st7735r.c1 // SPDX-License-Identifier: GPL-2.0+
20 -1, MIPI_DCS_SOFT_RESET,
21 -2, 150, /* delay */
23 -1, MIPI_DCS_EXIT_SLEEP_MODE,
24 -2, 500, /* delay */
26 /* FRMCTR1 - frame rate control: normal mode
27 * frame rate = fosc / (1 x 2 + 40) * (LINE + 2C + 2D)
29 -1, 0xB1, 0x01, 0x2C, 0x2D,
31 /* FRMCTR2 - frame rate control: idle mode
32 * frame rate = fosc / (1 x 2 + 40) * (LINE + 2C + 2D)
[all …]

12345678910>>...47