Home
last modified time | relevance | path

Searched full:cpu_pll (Results 1 – 8 of 8) sorted by relevance

/linux/arch/mips/ath79/
H A Dclock.c239 u32 cpu_pll, ddr_pll; in ar934x_clocks_init() local
277 cpu_pll = ar934x_get_pll_freq(ref_rate, ref_div, nint, in ar934x_clocks_init()
315 cpu_rate = cpu_pll / (postdiv + 1); in ar934x_clocks_init()
327 ddr_rate = cpu_pll / (postdiv + 1); in ar934x_clocks_init()
337 ahb_rate = cpu_pll / (postdiv + 1); in ar934x_clocks_init()
357 u32 cpu_pll, ddr_pll; in qca953x_clocks_init() local
378 cpu_pll = nint * ref_rate / ref_div; in qca953x_clocks_init()
379 cpu_pll += frac * (ref_rate >> 6) / ref_div; in qca953x_clocks_init()
380 cpu_pll /= (1 << out_div); in qca953x_clocks_init()
404 cpu_rate = cpu_pll / (postdiv + 1); in qca953x_clocks_init()
[all …]
/linux/drivers/clk/mxs/
H A Dclk-imx23.c77 static const char *const cpu_sels[] __initconst = { "cpu_pll", "cpu_xtal", };
82 lcdif_sel, gpmi_sel, ssp_sel, emi_sel, cpu, etm_sel, cpu_pll, enumerator
125 clks[cpu_pll] = mxs_clk_div("cpu_pll", "ref_cpu", CPU, 0, 6, 28); in mx23_clocks_init()
H A Dclk-imx28.c128 static const char *const cpu_sels[] __initconst = { "cpu_pll", "cpu_xtal", };
136 lcdif_sel, cpu, ptp_sel, cpu_pll, cpu_xtal, hbus, xbus, enumerator
190 clks[cpu_pll] = mxs_clk_div("cpu_pll", "ref_cpu", CPU, 0, 6, 28); in mx28_clocks_init()
/linux/Documentation/devicetree/bindings/clock/
H A Dimx23-clock.yaml32 cpu_pll 13
H A Dimx28-clock.yaml42 cpu_pll 23
/linux/drivers/accel/habanalabs/include/goya/asic_reg/
H A Dcpu_pll_regs.h18 * CPU_PLL (Prototype: PLL)
/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Dmti,gic.yaml137 clocks = <&cpu_pll>;
/linux/drivers/accel/habanalabs/goya/
H A Dgoya.c5336 case HL_GOYA_CPU_PLL: return CPU_PLL; in goya_map_pll_idx_to_fw_idx()