Home
last modified time | relevance | path

Searched +full:cpb +full:- +full:mcasp +full:- +full:auxclk (Results 1 – 3 of 3) sorted by relevance

/linux/Documentation/devicetree/bindings/sound/
H A Dti,j721e-cpb-ivi-audio.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
5 ---
6 $id: http://devicetree.org/schemas/sound/ti,j721e-cpb-ivi-audio.yaml#
7 $schema: http://devicetree.org/meta-schemas/core.yaml#
12 - Peter Ujfalusi <peter.ujfalusi@gmail.com>
16 extension board is extending the CPB audio support, described in:
17 sound/ti,j721e-cpb-audio.txt
25 44.1KHz). The same PLLs are used for McASP0's AUXCLK clock via different
28 Note: the same PLL4 and PLL15 is used by the audio support on the CPB!
31 PLL4 ---> PLL4_HSDIV0 ---> MCASP10_AUXCLK ---> McASP10.auxclk
[all …]
H A Dti,j721e-cpb-audio.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
5 ---
6 $id: http://devicetree.org/schemas/sound/ti,j721e-cpb-audio.yaml#
7 $schema: http://devicetree.org/meta-schemas/core.yaml#
12 - Peter Ujfalusi <peter.ujfalusi@gmail.com>
20 PLL15 (for 44.1KHz). The same PLLs are used for McASP10's AUXCLK clock via
25 PLL4 ---> PLL4_HSDIV0 ---> MCASP10_AUXCLK ---> McASP10.auxclk
26 |-> PLL4_HSDIV2 ---> AUDIO_REFCLK2 ---> pcm3168a.SCKI
29 PLL15 ---> PLL15_HSDIV0 ---> MCASP10_AUXCLK ---> McASP10.auxclk
30 |-> PLL15_HSDIV2 ---> AUDIO_REFCLK2 ---> pcm3168a.SCKI
[all …]
/linux/sound/soc/ti/
H A Dj721e-evm.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com
17 #include "davinci-mcasp.h"
21 * CPB: 2 (mcasp10 + codec)
66 struct j721e_audio_clocks mcasp; member
90 SND_SOC_DAPM_HP("CPB Stereo HP 1", NULL),
91 SND_SOC_DAPM_HP("CPB Stereo HP 2", NULL),
92 SND_SOC_DAPM_HP("CPB Stereo HP 3", NULL),
93 SND_SOC_DAPM_LINE("CPB Line Out", NULL),
94 SND_SOC_DAPM_MIC("CPB Stereo Mic 1", NULL),
[all …]