Searched full:counter0 (Results 1 – 18 of 18) sorted by relevance
/linux/arch/powerpc/kernel/vdso/ |
H A D | vgetrandom-chacha.S | 32 #define counter0 r14 macro 174 lwz counter0, 0(counter) 177 rldimi counter0, counter1, 32, 0 215 mr state12, counter0 245 add state12, state12, counter0 295 addi counter0, counter0, 1 296 srdi counter1, counter0, 32 298 addic counter0, counter0, 1 309 stw counter0, 0(counter)
|
/linux/drivers/gpu/drm/amd/include/ivsrcid/dcn/ |
H A D | irqsrcs_dcn_1_0.h | 78 #define DCN_1_0__SRCID__DCCG_PERFCOUNTER_INT0_STATUS 2 // DCCG perfmon counter0 interrupt DCCG_PERF… 84 #define DCN_1_0__SRCID__DMU_PERFCOUNTER_INT0_STATUS 3 // DMU perfmon counter0 interrupt DMU_PERFMON… 90 #define DCN_1_0__SRCID__DIO_PERFCOUNTER_INT0_STATUS 4 // DIO perfmon counter0 interrupt DIO_PERFMON… 123 #define DCN_1_0__SRCID__WB0_PERFCOUNTER_INT0_STATUS 6 // WB0 perfmon counter0 interrupt WB0_PERFMON… 372 #define DCN_1_0__SRCID__DCCG_PERFCOUNTER2_INT0_STATUS 0x11 // DCCG perfmon2 counter0 interrupt DCCG… 808 #define DCN_1_0__SRCID__DPP0_PERFCOUNTER_INT0_STATUS 0x24 // DPP0 perfmon counter0 interrupt DPP0_P… 832 #define DCN_1_0__SRCID__DPP1_PERFCOUNTER_INT0_STATUS 0x25 // DPP1 perfmon counter0 interrupt DPP1_P… 856 #define DCN_1_0__SRCID__DPP2_PERFCOUNTER_INT0_STATUS 0x26 // DPP2 perfmon counter0 interrupt DPP2_P… 880 #define DCN_1_0__SRCID__DPP3_PERFCOUNTER_INT0_STATUS 0x27 // DPP3 perfmon counter0 interrupt DPP3_P… 886 #define DCN_1_0__SRCID__DPP4_PERFCOUNTER_INT0_STATUS 0x28 // DPP4 perfmon counter0 interrupt DPP4_P… [all …]
|
/linux/tools/counter/ |
H A D | counter_example.c | 4 * The userspace application opens /dev/counter0, configures the 49 fd = open("/dev/counter0", O_RDWR); in main() 51 perror("Unable to open /dev/counter0"); in main()
|
H A D | counter_watch_events.c | 98 " -n, --device-num <n> Use /dev/counter<n> [default: /dev/counter0]\n" in print_usage()
|
/linux/drivers/watchdog/ |
H A D | ni903x_wdt.c | 82 u8 control, counter0, counter1, counter2; in ni903x_wdd_get_timeleft() local 91 counter0 = inb(wdt->io_base + NIWD_COUNTER0); in ni903x_wdd_get_timeleft() 93 counter = (counter2 << 16) | (counter1 << 8) | counter0; in ni903x_wdd_get_timeleft()
|
/linux/drivers/gpu/drm/imagination/ |
H A D | pvr_rogue_mips.h | 219 /* Icache accesses in COUNTER0. */ 224 /* Dcache accesses in COUNTER0. */ 229 /* ITLB instruction accesses in COUNTER0. */ 234 /* Instructions completed in COUNTER0. */
|
/linux/drivers/rtc/ |
H A D | rtc-au1xxx.c | 3 * Au1xxx counter0 (aka Time-Of-Year counter) RTC interface driver. 72 /* set counter0 tickrate to 1Hz if necessary */ in au1xtoy_rtc_probe()
|
H A D | Kconfig | 1567 tristate "Au1xxx Counter0 RTC support" 1570 This is a driver for the Au1xxx on-chip Counter0 (Time-Of-Year 1752 This is a driver for the Loongson on-chip Counter0 (Time-Of-Year
|
/linux/arch/mips/sibyte/common/ |
H A D | sb_tbprof.c | 102 "sd %0, 0x10($8);" /* write val to counter0 */ \ 103 "sd %1, 0($8);" /* config counter0 for zclks*/ \ 106 /* enable, counter0 */ \ 117 "ld %0, 0x10($8);" /* write val to counter0 */ \
|
/linux/Documentation/devicetree/bindings/counter/ |
H A D | ftm-quaddec.txt | 13 counter0: counter@29d0000 {
|
/linux/arch/arm/mm/ |
H A D | cache-l2x0-pmu.c | 30 * The L220/PL310 PMU has two equivalent counters, Counter1 and Counter0. 33 * Counter0. 34 * We ensure that idx 0 -> Counter0, and idx1 -> Counter1.
|
/linux/Documentation/devicetree/bindings/arm/ |
H A D | arm,cci-400.yaml | 86 followed by counter0 overflow interrupt, counter1 overflow
|
/linux/arch/mips/sni/ |
H A D | time.c | 91 /* Latch and spin until top byte of counter0 is zero */ in dosample()
|
/linux/arch/parisc/kernel/ |
H A D | perf.c | 563 /* Counter0 is bits 1398 to 1429 */ in perf_stop_counters() 566 /* OR sticky0 (bit 1430) to counter0 bit 32 */ in perf_stop_counters()
|
/linux/drivers/perf/ |
H A D | arm_v6_pmu.c | 327 * counter0 and counter1. in armv6pmu_get_event_idx()
|
H A D | arm_smmuv3_pmu.c | 962 smmu_pmu->global_filter ? "Global(Counter0)" : in smmu_pmu_probe()
|
/linux/drivers/ufs/host/ |
H A D | ufs-hisi.c | 271 /* reset counter0 and enable */ in ufs_hisi_link_startup_post_change()
|
/linux/arch/arm/boot/dts/nxp/ls/ |
H A D | ls1021a.dtsi | 395 counter0: counter@29d0000 { label
|